



## DATA SHEET

MOS INTEGRATED CIRCUITS

**$\mu$ PD70F3102-33**

**V850E/MS1™  
32-BIT SINGLE-CHIP MICROCONTROLLER**

### DESCRIPTION

The  $\mu$ PD70F3102-33 is a product that substitutes the internal mask ROM of the  $\mu$ PD703102-33 with flash memory. This enables users to perform on-board program writing and erasure, enabling effective evaluation during system development, small-lot production of multiple devices, and rapid production start, and quick development and time-to-market.

A version using a 3.3 V power supply for external pins, the  $\mu$ PD70F3102A-33, is also available.

Detailed function descriptions are provided in the following user's manuals. Be sure to read them before designing.

**V850E/MS1 User's Manual Hardware:** U12688E  
**V850E/MS1 User's Manual Architecture:** U12197E

### FEATURES

- Compatible with  $\mu$ PD703102-33  
Can be replaced by the  $\mu$ PD703102-33 with internal mask ROM for mass production
- Internal flash memory: 128 KB

### ORDERING INFORMATION

Part Number	Package
$\mu$ PD70F3102GJ-33-8EU	144-pin plastic LQFP (fine pitch) (20 × 20)
$\mu$ PD70F3102GJ-33-UEN <sup>Note</sup>	144-pin plastic LQFP (fine pitch) (20 × 20)


**Note** Under development

The information in this document is subject to change without notice. Before using this document, please confirm that this is the latest version.  
Not all devices/types available in every country. Please check with local NEC representative for availability and additional information.

## PIN CONFIGURATION (TOP VIEW)

144-pin plastic LQFP (fine pitch) (20 × 20)


- μPD70F3102GJ-33-8EU
- μPD70F3102GJ-33-UEN



## PIN IDENTIFICATION

A0 to A23:	Address bus	P50 to P57:	Port 5
ADTRG:	AD trigger input	P60 to P67:	Port 6
ANIO to ANI7:	Analog input	P70 to P77:	Port 7
AV <sub>DD</sub> :	Analog power supply	P80 to P87:	Port 8
AV <sub>REF</sub> :	Analog reference voltage	P90 to P97:	Port 9
AV <sub>ss</sub> :	Analog ground	P100 to P107:	Port 10
<u>BCYST</u> :	Bus cycle start timing	P110 to P117:	Port 11
CKSEL:	Clock generator operating mode	P120 to P127:	Port 12
	select	PA0 to PA7:	Port A
CLKOUT:	Clock output	PB0 to PB7:	Port B
<u>CS0</u> to <u>CS7</u> :	Chip select	PX5 to PX7:	Port X
CV <sub>DD</sub> :	Clock generator power supply	<u>RAS0</u> to <u>RAS7</u> :	Row address strobe
CV <sub>ss</sub> :	Clock generator	<u>RD</u> :	Read
D0 to D15:	Data bus	<u>REFRQ</u> :	Refresh request
<u>DMAAK0</u> to <u>DMAAK3</u> :	DMA acknowledge	<u>RESET</u> :	Reset
<u>DMARQ0</u> to <u>DMARQ3</u> :	DMA request	RXD0, RXD1:	Receive data
<u>HLDACK</u> :	Hold acknowledge	<u>SCK0</u> to <u>SCK3</u> :	Serial clock
<u>HLDREQ</u> :	Hold request	SI0 to SI3:	Serial input
HV <sub>DD</sub> :	Power supply for external pins	SO0 to SO3:	Serial output
INTP100 to INTP103,		<u>TC0</u> to <u>TC3</u> :	Terminal count signal
INTP110 to INTP113,		TCLR10 to TCLR15:	Timer clear
INTP120 to INTP123,		TI10 to TI15:	Timer input
INTP130 to INTP133,		TO100, TO101,	
INTP140 to INTP143,		TO110, TO111,	
INTP150 to INTP153:	Interrupt request from peripherals	TO120, TO121,	
<u>IORD</u> :	I/O read strobe	TO130, TO131,	
<u>IOWR</u> :	I/O write strobe	TO140, TO141,	
<u>LCAS</u> :	Lower column address strobe	TO150, TO151:	Timer output
<u>LWR</u> :	Lower write strobe	TXD0, TXD1:	Transmit data
MODE0 to MODE3:	Mode	<u>UCAS</u> :	Upper column address strobe
NMI:	Non-maskable interrupt request	<u>UWR</u> :	Upper write strobe
<u>OE</u> :	Output enable	V <sub>DD</sub> :	Power supply for internal unit
P00 to P07:	Port 0	V <sub>PP</sub> :	Programming power supply
P10 to P17:	Port 1	V <sub>ss</sub> :	Ground
P20 to P27:	Port 2	<u>WAIT</u> :	Wait
P30 to P37:	Port 3	<u>WE</u> :	Write enable
P40 to P47:	Port 4	X1, X2:	Crystal

## INTERNAL BLOCK DIAGRAM



## CONTENTS

1. DIFFERENCES AMONG PRODUCTS.....	6
1.1 Differences Between $\mu$ PD70F3102-33 and $\mu$ PD703102-33.....	6
1.2 Differences Between $\mu$ PD70F3102-33 and $\mu$ PD70F3102A-33.....	6
2. PIN FUNCTIONS .....	7
2.1 Port Pins .....	7
2.2 Non-Port Pins .....	10
2.3 Pin I/O Circuit Types and Recommended Connection of Unused Pins .....	14
3. FLASH MEMORY PROGRAMMING .....	17
3.1 Selection of Communication Mode .....	17
3.2 Flash Memory Programming Functions .....	18
3.3 Connecting the Dedicated Flash Programmer .....	18
4. ELECTRICAL SPECIFICATIONS .....	19
4.1 Normal Operation Mode .....	19
4.2 Flash Memory Programming Mode .....	74
5. PACKAGE DRAWINGS .....	77
6. RECOMMENDED SOLDERING CONDITIONS.....	79

## 1. DIFFERENCES AMONG PRODUCTS

### 1.1 Differences Between $\mu$ PD70F3102-33 and $\mu$ PD703102-33

Item \ Product	$\mu$ PD70F3102-33	$\mu$ PD703102-33
Internal ROM	Flash memory	Mask ROM
Flash memory programming pin	Provided ( $V_{PP}$ )	None
Flash memory programming mode	Provided (MODE0 = L, MODE1 = H, MODE2 = L, MODE3/ $V_{PP}$ = 7.8 V)	None
Electrical specifications	Current consumption etc. differs (see individual data sheets).	
Others	Circuit scale and master layout differ, thus noise immunity, noise radiation, etc. differ.	

- Cautions**
1. There are differences in noise immunity and noise radiation between the flash memory version and mask ROM version. When pre-producing an application set with the flash memory version and then mass-producing it with the mask ROM version, be sure to conduct sufficient evaluation for commercial samples (not engineering samples) of the mask ROM version.
  2. When switching from the flash memory version to the mask ROM version, write the same code to the free area of the internal ROM.

### 1.2 Differences Between $\mu$ PD70F3102-33 and $\mu$ PD70F3102A-33

Item \ Product	$\mu$ PD70F3102-33	$\mu$ PD70F3102A-33
HV <sub>DD</sub>	4.5 to 5.5 V	3.0 to 3.6 V
Electrical specifications	See individual data sheets.	
Package	• 144-pin plastic LQFP (fine pitch) (20 × 20)	• 157-pin plastic FBGA (14 × 14) • 144-pin plastic LQFP (fine pitch) (20 × 20)

## 2. PIN FUNCTIONS

### 2.1 Port Pins

(1/3)

Pin Name	I/O	Function	Alternate Function	
P00	I/O	Port 0 8-bit I/O port Input/output can be specified in 1-bit units.	TO100	
P01			TO101	
P02			TCLR10	
P03			TI10	
P04			INTP100/DMARQ0	
P05			INTP101/DMARQ1	
P06			INTP102/DMARQ2	
P07			INTP103/DMARQ3	
P10	I/O	Port 1 8-bit I/O port Input/output can be specified in 1-bit units.	TO110	
P11			TO111	
P12			TCLR11	
P13			TI11	
P14			INTP110/DMAAK0	
P15			INTP111/DMAAK1	
P16			INTP112/DMAAK2	
P17			INTP113/DMAAK3	
P20	Input	Port 2 P20 is an input-only port. When a valid edge is input, it operates as an NMI input. The status of the NMI input is shown by bit 0 of register P2. P21 to P27 is a 7-bit I/O port. Input/output can be specified in 1-bit units.	NMI	
P21	I/O		-	
P22			TXD0/SO0	
P23			RXD0/SI0	
P24			SCK0	
P25			TXD1/SO1	
P26			RXD1/SI1	
P27			SCK1	
P30	I/O	Port 3 8-bit I/O port Input/output can be specified in 1-bit units.	TO130	
P31			TO131	
P32			TCLR13	
P33			TI13	
P34			INTP130	
P35			INTP131/SO2	
P36			INTP132/SI2	
P37			INTP133/SCK2	
P40 to P47	I/O	Port 4 8-bit I/O port Input/output can be specified in 1-bit units.	D0 to D7	

(2/3)

Pin Name	I/O	Function	Alternate Function
P50 to P57	I/O	Port 5 8-bit I/O port Input/output can be specified in 1-bit units.	D8 to D15
P60 to P67	I/O	Port 6 8-bit I/O port Input/output can be specified in 1-bit units.	A16 to A23
P70 to P77	Input	Port 7 8-bit input-only port	ANIO to ANI7
P80	I/O	Port 8 8-bit I/O port Input/output can be specified in 1-bit units.	$\overline{CS0/RAS0}$
P81			$\overline{CS1/RAS1}$
P82			$\overline{CS2/RAS2}$
P83			$\overline{CS3/RAS3}$
P84			$\overline{CS4/RAS4/IOWR}$
P85			$\overline{CS5/RAS5/IORD}$
P86			$\overline{CS6/RAS6}$
P87			$\overline{CS7/RAS7}$
P90		Port 9 8-bit I/O port Input/output can be specified in 1-bit units	LCAS/LWR
P91			$\overline{UCAS/UWR}$
P92			RD
P93			$\overline{WE}$
P94			$\overline{BCYST}$
P95			$\overline{OE}$
P96			HLD $\overline{AK}$
P97			HLD $\overline{RQ}$
P100	I/O	Port 10 8-bit I/O port Input/output can be specified in 1-bit units.	TO120
P101			TO121
P102			TCLR12
P103			TI12
P104			INTP120/ $\overline{TC0}$
P105			INTP121/ $\overline{TC1}$
P106			INTP122/ $\overline{TC2}$
P107			INTP123/ $\overline{TC3}$

(3/3)

Pin Name	I/O	Function	Alternate Function
P110	I/O	Port 11 8-bit I/O port Input/output can be specified in 1-bit units.	TO140
P111			TO141
P112			TCLR14
P113			TI14
P114			INTP140
P115			INTP141/SO3
P116			INTP142/SI3
P117			INTP143/SCK3
P120	I/O	Port 12 8-bit I/O port Input/output can be specified in 1-bit units.	TO150
P121			TO151
P122			TCLR15
P123			TI15
P124			INTP150
P125			INTP151
P126			INTP152
P127			INTP153/ADTRG
PA0	I/O	Port A 8-bit I/O port Input/output can be specified in 1-bit units.	A0
PA1			A1
PA2			A2
PA3			A3
PA4			A4
PA5			A5
PA6			A6
PA7			A7
PB0	I/O	Port B 8-bit I/O port Input/output can be specified in 1-bit units.	A8
PB1			A9
PB2			A10
PB3			A11
PB4			A12
PB5			A13
PB6			A14
PB7			A15
PX5	I/O	Port X 3-bit I/O port Input/output can be specified in 1-bit units.	REFRQ
PX6			WAIT
PX7			CLKOUT

## 2.2 Non-Port Pins

(1/4)

Pin Name	I/O	Function	Alternate Function
TO100	Output	Pulse signal output of timers 10 to 15	P00
TO101			P01
TO110			P10
TO111			P11
TO120			P100
TO121			P101
TO130			P30
TO131			P31
TO140			P110
TO141			P111
TO150			P120
TO151			P121
TCLR10	Input	External clear signal input of timers 10 to 15	P02
TCLR11			P12
TCLR12			P102
TCLR13			P32
TCLR14			P112
TCLR15			P122
TI10	Input	External count clock input of timers 10 to 15	P03
TI11			P13
TI12			P103
TI13			P33
TI14			P113
TI15			P123
INTP100	Input	External maskable interrupt request input, or timer 10 external capture trigger input	P04/DMARQ0
INTP101			P05/DMARQ1
INTP102			P06/DMARQ2
INTP103			P07/DMARQ3
INTP110	Input	External maskable interrupt request input, or timer 11 external capture trigger input	P14/DMAAK0
INTP111			P15/DMAAK1
INTP112			P16/DMAAK2
INTP113			P17/DMAAK3
INTP120	Input	External maskable interrupt request input, or timer 12 external capture trigger input	P104/TC0
INTP121			P105/TC1
INTP122			P106/TC2
INTP123			P107/TC3

(2/4)

Pin Name	I/O	Function	Alternate Function
INTP130	Input	External maskable interrupt request input, or timer 13 external capture trigger input	P34
INTP131			P35/SO2
INTP132			P36/SI2
INTP133			P37/SCK2
INTP140	Input	External maskable interrupt request input, or timer 14 external capture trigger input	P114
INTP141			P115/SO3
INTP142			P116/SI3
INTP143			P117/SCK3
INTP150	Input	External maskable interrupt request input, or timer 15 external capture trigger input	P124
INTP151			P125
INTP152			P126
INTP153			P127/ADTRG
SO0	Output	CSI0 to CSI3 serial transmission data output (3-wire)	P22/TXD0
SO1			P25/TXD1
SO2			P35/INTP131
SO3			P115/INTP141
SI0	Input	CSI0 to CSI3 serial reception data input (3-wire)	P23/RXD0
SI1			P26/RXD1
SI2			P36/INTP132
SI3			P116/INTP142
SCK0	I/O	CSI0 to CSI3 serial clock input/output (3-wire)	P24
SCK1			P27
SCK2			P37/INTP133
SCK3			P117/INTP143
TXD0	Output	UART0 and UART1 serial transmission data output	P22/SO0
TXD1			P25/SO1
RXD0	Input	UART0 and UART1 serial reception data input	P23/SI0
RXD1			P26/SI1
D0 to D7	I/O	16-bit data bus for external memory	P40 to P47
D8 to D15			P50 to P57
A0 to A7	Output	24-bit address bus for external memory	PA0 to PA7
A8 to A15			PB0 to PB7
A16 to A23			P60 to P67
LWR	Output	External data bus lower byte write enable signal output	P90/LCAS
UWR	Output	External data bus upper byte write enable signal output	P91/UCAS
RD	Output	External data bus read strobe signal output	P92
WE	Output	Write enable signal output for DRAM	P93
OE	Output	Output enable signal output for DRAM	P95

(3/4)

Pin Name	I/O	Function	Alternate Function
LCAS	Output	Column address strobe signal output for lower data of DRAM	P90/LWR
UCAS	Output	Column address strobe signal output for higher data of DRAM	P91/UWR
RAS0 to RAS3	Output	Row address strobe signal output for DRAM	P80/CS0 to P83/CS3
RAS4			P84/CS4/IOWR
RAS5			P85/CS5/IORD
RAS6			P86/CS6
RAS7			P87/CS7
$\bar{BCYST}$	Output	Strobe signal output indicating start of bus cycle	P94
CS0 to CS3	Output	Chip select signal output	P80/RAS0 to P83/RAS3
CS4			P84/RAS4/IOWR
CS5			P85/RAS5/IORD
CS6			P86/RAS6
CS7			P87/RAS7
$\bar{WAIT}$	Input	Control signal input that inserts a wait in the bus cycle	PX6
$\bar{REFRQ}$	Output	Refresh request signal output for DRAM	PX5
$\bar{IOWR}$	Output	DMA write strobe signal output	P84/RAS4/CS4
$\bar{IORD}$	Output	DMA read strobe signal output	P85/RAS5/CS5
DMARQ0 to DMARQ3	Input	DMA request signal input	P04/INTP100 to P07/INTP103
DMAAK0 to DMAAK3	Output	DMA acknowledge signal output	P14/INTP110 to P17/INTP113
$\bar{TC0}$ to $\bar{TC3}$	Output	DMA termination (terminal count) signal output	P104/INTP120 to P107/INTP123
$\bar{HLDACK}$	Output	Bus hold acknowledge output	P96
$\bar{HLDRQ}$	Input	Bus hold request input	P97
AN10 to AN17	Input	Analog input to A/D converter	P70 to P77
NMI	Input	Non-maskable interrupt request input	P20
CLKOUT	Output	System clock output	PX7
CKSEL	Input	Input that specifies the clock generator's operation mode	–
MODE0 to MODE2	Input	Operation mode specification	–
MODE3			$V_{PP}$
$\bar{RESET}$	Input	System reset input	–
X1	Input	Connecting system clock resonator. In the case of an external clock, it is input to X1.	–
X2	–		–
ADTRG	Input	A/D converter external trigger input	P127/INTP153
AV <sub>REF</sub>	Input	Reference voltage applied to A/D converter	–
AV <sub>DD</sub>	–	Positive power supply for A/D converter	–

(4/4)

Pin Name	I/O	Function	Alternate Function
AV <sub>SS</sub>	–	Ground potential for A/D converter	–
CV <sub>DD</sub>	–	Positive power supply for the dedicated clock generator	–
CV <sub>SS</sub>	–	Ground potential for dedicated clock generator	–
V <sub>DD</sub>	–	Positive power supply (internal unit power supply)	–
HV <sub>DD</sub>	–	Positive power supply (external pin power supply)	–
V <sub>SS</sub>	–	Ground potential	–
V <sub>PP</sub>	–	High-voltage application pin during program write/verify	MODE3

### 2.3 Pin I/O Circuit Types and Recommended Connection of Unused Pins

Table 2-1 shows the I/O circuit type of each pin and the recommended connection of unused pins, and Figure 2-1 shows the schematic circuit diagram for each I/O circuit type.

In the case of connection to  $V_{DD}$  or  $V_{SS}$  via a resistor, connection of a resistor of 1 to 10 k $\Omega$  is recommended.


**Table 2-1. Pin I/O Circuit Types and Recommended Connection of Unused Pins (1/2)**

Pin	I/O Circuit Type	Recommended Connection of Unused Pins
P00/TO100, P01/TO101	5	
P02/TCLR10, P03/TI10	5-K	
P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3		
P10/TO110, P11/TO111	5	
P12/TCLR11, P13/TI11	5-K	
P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3		
P20/NMI	2	Connect directly to $V_{SS}$ .
P21	5	
P22/TXD0/SO0		
P23/RXD0/SI0	5-K	
P24/SCK0		
P25/TXD1/SO1	5	
P26/RXD1/SI1	5-K	
P27/SCK1		
P30/TO130, P31/TO131	5	
P32/TCLR13, P33/TI13	5-K	
P34/INTP130		
P35/INTP131/SO2		
P36/INTP132/SI2		
P37/INTP133/SCK2		
P40/D0 to P47/D7	5	
P50/D8 to P57/D15		
P60/A16 to P67/A23		
P70/ANI0 to P77/ANI7	9	Connect directly to $V_{SS}$ .

Table 2-1. Pin I/O Circuit Types and Recommended Connection of Unused Pins (2/2)

Pin	I/O Circuit Type	Recommended Connection of Unused Pins
P80/CS0/RAS $\bar{0}$ to P83/CS3/RAS3	5	Input: Independently connect to HV <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P84/CS4/RAS4/IOWR, P85/CS5/RAS5/IORD		
P86/CS6/RAS6, P87/CS7/RAS7		
P90/LCAS/LWR		
P91/UCAS/UWR		
P92/RD		
P93/W $\bar{E}$		
P94/BCYST		
P95/OE		
P96/HLD $\bar{A}$ K		
P97/HLD $\bar{R}$ Q		
P100/TO120, P101/TO121	5	Input: Independently connect to HV <sub>DD</sub> or V <sub>SS</sub> via a resistor. Output: Leave open.
P102/TCLR12, P103/TI12	5-K	
P104/INTP120/TC $\bar{0}$ to P107/INTP123/TC3		
P110/TO140, P111/TO141	5	5-K
P112/TCLR14, P113/TI14		
P114/INTP140		
P115/INTP141/SO3		
P116/INTP142/SI3		
P117/INTP143/SCK3		
P120/TO150, P121/TO151	5	
P122/TCLR15, P123/TI15	5-K	5
P124/INTP150 to P126/INTP152		
P127/INTP153/ADTRG		
PA0/A0 to PA7/A7	5	—
PB0/A8 to PB7/A15		
PX5/REFRQ		
PX6/WAIT		
PX7/CLKOUT		
CKSEL	1	Connect to V <sub>SS</sub> via a resistor (R <sub>VPP</sub> ). —
RESET	2	
MODE0 to MODE2		
MODE3/V <sub>PP</sub>		
AV <sub>REF</sub> , AV <sub>SS</sub>	—	Connect directly to V <sub>SS</sub> .
AV <sub>DD</sub>	—	Connect directly to HV <sub>DD</sub> .

Figure 2-1. Pin I/O Circuits



**Caution Replace  $V_{DD}$  in the circuit diagrams with  $HV_{DD}$ .**

### 3. FLASH MEMORY PROGRAMMING

The following two flash memory programming methods are available.

#### (1) On-board programming

The program is written to the flash memory using a dedicated flash programmer after the  $\mu$ PD70F3102-33 is mounted on the target board. Install the connectors, etc. required for communication with the dedicated flash programmer on the target board.

#### (2) Off-board programming

The program is written to the flash memory using a dedicated adapter before the  $\mu$ PD70F3102-33 is mounted on the target board.


#### 3.1 Selection of Communication Mode

Writing to the flash memory is done via serial communication using the dedicated flash programmer. Select one of the communication modes listed in Table 3-1. Base your selection of the communication mode on the selection format shown in Table 3-1. Refer to the number of  $V_{PP}$  pulses shown in Table 3-1 when selecting the communication mode.

**Table 3-1. Communication Modes**

Communication Mode	Pins Used	Number of $V_{PP}$ Pulses
CSI0	$SIO_0$ (serial data output) $SIO_0$ (serial data input) $\overline{SCK}_0$ (serial clock input)	0
UART0	$TXD_0$ (serial data output) $RXD_0$ (serial data input)	8

**Figure 3-1. Communication Mode Selection Format**



### 3.2 Flash Memory Programming Functions

Flash memory programming is performed by sending and receiving commands and data according to the selected communication mode. Table 3-2 shows the main flash memory programming functions.


**Table 3-2. Main Flash Memory Programming Functions**

Function	Description
Batch erasure	Erases the contents of the entire memory.
Batch blank check	Checks whether the entire memory has been erased.
Data write	Writes data to flash memory based on the write start address and the number of bytes to be written.
Batch verify	Compares the contents of the entire memory with the input data.


### 3.3 Connecting the Dedicated Flash Programmer

The connection of the dedicated flash programmer to the  $\mu$ PD70F3102-33 differs depending on the communication mode. Figures 3-2 and 3-3 show the various connection types.

**Figure 3-2. Connection of Dedicated Flash Programmer for CSI0 Mode**



**Figure 3-3. Connection of Dedicated Flash Programmer for UART0 Mode**



## 4. ELECTRICAL SPECIFICATIONS

### 4.1 Normal Operation Mode

#### Absolute Maximum Ratings ( $T_A = 25^\circ\text{C}$ )

Parameter	Symbol	Conditions	Ratings	Unit
Supply voltage	$V_{DD}$	$V_{DD}$ pin	-0.5 to +4.6	V
	$HV_{DD}$	$HV_{DD}$ pin, $HV_{DD} \geq V_{DD}$	-0.5 to +7.0	V
	$CV_{DD}$	$CV_{DD}$ pin	-0.5 to +4.6	V
	$CV_{SS}$	$CV_{SS}$ pin	-0.5 to +0.5	V
	$AV_{DD}$	$AV_{DD}$ pin	-0.5 to $HV_{DD} + 0.5^{\text{Note}}$	V
	$AV_{SS}$	$AV_{SS}$ pin	-0.5 to +0.5	V
Input voltage	$V_I$	Except X1 pin, MODE3/ $V_{PP}$ pin	-0.5 to $HV_{DD} + 0.5^{\text{Note}}$	V
		MODE3/ $V_{PP}$ pin	-0.5 to $V_{DD} + 0.5^{\text{Note}}$	V
		MODE3/ $V_{PP}$ pin in flash memory programming mode	-0.5 to +11.0	V
Clock input voltage	$V_K$	$X_1, V_{DD} = 3.0$ to 3.6 V	-0.5 to $V_{DD} + 1.0^{\text{Note}}$	V
Output current, low	$I_{OL}$	1 pin	4.0	mA
		Total of all pins	100	mA
Output current, high	$I_{OH}$	1 pin	-4.0	mA
		Total of all pins	-100	mA
Output voltage	$V_O$	$HV_{DD} = 5.0 \text{ V} \pm 10\%$	-0.5 to $HV_{DD} + 0.5^{\text{Note}}$	V
Analog input voltage	$V_{IAN}$	P70/AN10 to P77/AN17 pins	-0.5 to $HV_{DD} + 0.5^{\text{Note}}$	V
			-0.5 to $AV_{DD} + 0.5^{\text{Note}}$	V
A/D converter reference input voltage	$AV_{REF}$	$AV_{DD} > HV_{DD}$	-0.5 to $HV_{DD} + 0.5^{\text{Note}}$	V
		$HV_{DD} \geq AV_{DD}$	-0.5 to $AV_{DD} + 0.5^{\text{Note}}$	V
Operating ambient temperature	$T_A$		-40 to +85	°C
Storage temperature	$T_{stg}$		-65 to +125	°C

★ **Note** Use the product under conditions that ensure the absolute maximum ratings (MAX. values) of respective supply voltages are not exceeded.

- Cautions**
1. Do not directly connect the output pins (or I/O pins) of IC products to each other, to  $V_{DD}$ ,  $V_{CC}$ , and GND. Open-drain pins and open-collector pins, however, can be directly connected to each other. Direct connection of the output pins between an IC product and an external circuit is possible, if the output pins can be set to a high-impedance state and the output timing of the external circuit is designed to avoid output conflict.
  2. Product quality may suffer if the absolute maximum rating is exceeded even momentarily for any parameter. That is, the absolute maximum ratings are rated values at which the product is on the verge of suffering physical damage, and therefore the product must be used under conditions that ensure that the absolute maximum ratings are not exceeded.
- The ratings and conditions indicated for DC characteristics and AC characteristics represent the quality assurance range during normal operation.


**Capacitance ( $T_A = 25^\circ\text{C}$ ,  $V_{DD} = HV_{DD} = CV_{DD} = V_{SS} = 0 \text{ V}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Input capacitance	$C_I$	$f_c = 1 \text{ MHz}$ Unmeasured pins returned to 0 V			15	pF
I/O capacitance	$C_{IO}$				15	pF
Output capacitance	$C_O$				15	pF

### Operating Conditions


Operation Mode	Internal Operation Clock Frequency ( $f_x$ )	Operating Ambient Temperature ( $T_A$ )	Supply Voltage ( $V_{DD}$ , $HV_{DD}$ )
Direct mode	2 to 33 MHz	-40 to +85°C	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$ , $HV_{DD} = 5.0 \text{ V} \pm 10\%$
PLL mode <sup>Note 1</sup>	20 to 33 MHz <sup>Note 2</sup>	-40 to +85°C	$V_{DD} = 3.0 \text{ to } 3.6 \text{ V}$ , $HV_{DD} = 5.0 \text{ V} \pm 10\%$

- ★ **Notes**
  1. The internal operation clock frequency in PLL mode is the value during operation with a  $\times 5$  clock. When using a  $\times 1$  or  $\times 1/2$  clock by setting the CKDIVn (n = 0, 1) bit in the CKC register, operation is possible at a frequency of 20 MHz or lower.
  2. Set the input clock frequency used in PLL mode to 4.0 to 6.6 MHz.

**Recommended Oscillator**(a) Connection of ceramic resonator ( $T_A = -40$  to  $+85^\circ\text{C}$ )(i) Murata Mfg. Co., Ltd. ( $T_A = -40$  to  $+85^\circ\text{C}$ )


Type	Product Name	Oscillation Frequency $f_{xx}$ (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) $T_{OST}$ (ms)
			C1 (pF)	C2 (pF)	$R_d$ (kΩ)	MIN. (V)	MAX. (V)	
Surface mount	CSAC4.00MGC040	4.0	100	100	0	3.0	3.6	0.5
	CSTCC4.00MG0H6	4.0	On-chip	On-chip	0	3.0	3.6	0.3
	CSAC5.00MGC040	5.0	100	100	0	3.0	3.6	0.4
	CSTCC5.00MG0H6	5.0	On-chip	On-chip	0	3.0	3.6	0.2
	CSAC6.60MT	6.6	30	30	0	3.0	3.6	0.2
	CSTCC6.60MG0H6	6.6	On-chip	On-chip	0	3.0	3.6	0.1
	CSAC8.00MT	8.0	30	30	0	3.0	3.6	0.2
	CSTCC8.00MG0H6	8.0	On-chip	On-chip	0	3.0	3.6	0.3
Lead	CSA4.00MG040	4.0	100	100	0	3.0	3.6	0.5
	CST4.00MGW040	4.0	On-chip	On-chip	0	3.0	3.6	0.5
	CSA5.00MG040	5.0	100	100	0	3.0	3.6	0.5
	CST5.00MGW040	5.0	On-chip	On-chip	0	3.0	3.6	0.5
	CSA6.60MTZ	6.6	30	30	0	3.0	3.6	0.1
	CST6.60MTW	6.6	On-chip	On-chip	0	3.0	3.6	0.1
	CSA8.00MTZ	8.0	30	30	0	3.0	3.6	0.1
	CST8.00MTW	8.0	On-chip	On-chip	0	3.0	3.6	0.1

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the  $\mu$ PD70F3102-33 and the resonator.

(ii) TDK Corporation ( $T_A = -40$  to  $+85^\circ\text{C}$ )


Manufacturer	Product Name	Oscillation Frequency $f_{xx}$ (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) $T_{OST}$ (ms)
			C1 (pF)	C2 (pF)	Rd (k $\Omega$ )	MIN. (V)	MAX. (V)	
TDK	CCR4.0MC3	4.0	On-chip	On-chip	0	3.0	3.6	0.17
	CCR5.0MC3	5.0	On-chip	On-chip	0	3.0	3.6	0.15
	CCR8.0MC5	8.0	On-chip	On-chip	0	3.0	3.6	0.11

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the  $\mu$ PD70F3102-33 and the resonator.

(iii) Kyocera Corporation ( $T_A = -20$  to  $+80^\circ\text{C}$ )

Manufacturer	Product Name	Oscillation Frequency $f_{xx}$ (MHz)	Recommended Circuit Constant			Oscillation Voltage Range		Oscillation Stabilization Time (MAX.) $T_{OST}$ (ms)
			C1 (pF)	C2 (pF)	Rd (k $\Omega$ )	MIN. (V)	MAX. (V)	
Kyocera	PBRC5.00BR-A	5.0	On-chip	On-chip	0	3.0	3.6	0.06
	PBRC6.00BR-A	6.0	On-chip	On-chip	0	3.0	3.6	0.06
	PBRC6.60BR-A	6.6	On-chip	On-chip	0	3.0	3.6	0.06

- Cautions**
1. Connect the oscillator as close to the X1 and X2 pins as possible.
  2. Do not wire any other signal lines in the area indicated by the broken lines.
  3. Thoroughly evaluate the matching between the  $\mu$ PD70F3102-33 and the resonator.

(b) External clock input ( $T_A = -40$  to  $+85^\circ\text{C}$ )

**Caution** Input a CMOS level voltage to the X1 pin.

**Cautions when turning on/off the power**

The  $\mu$ PD70F3102-33 is configured with power supply pins for the internal unit ( $V_{DD}$ ) and for the external pins ( $HV_{DD}$ ).

The operation guaranteed range is  $V_{DD} = CV_{DD} = 3.0$  to  $3.6$  V,  $HV_{DD} = 5.0$  V  $\pm 10\%$ . The input and output state of ports may be undefined when the voltage exceeds this range.

DC Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = CV_{DD} = 3.0$  to  $3.6$  V,  $HV_{DD} = 5.0$  V  $\pm 10\%$ ,  $V_{SS} = 0$  V) (1/2)

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Input voltage, high	$V_{IH}$	Except Note 1		2.2		$HV_{DD} + 0.3$	V
		Note 1		$0.8HV_{DD}$		$HV_{DD} + 0.3$	V
Input voltage, low	$V_{IL}$	Except Notes 1 and 2		-0.5		+0.8	V
		Note 1		-0.5		$0.2HV_{DD}$	V
Clock input voltage, high	$V_{XH}$	X1 pin	Direct mode	$0.8V_{DD}$		$V_{DD} + 0.3$	V
			PLL mode	$0.8V_{DD}$		$V_{DD} + 0.3$	V
Clock input voltage, low	$V_{XL}$	X1 pin	Direct mode	-0.3		$0.15V_{DD}$	V
			PLL mode	-0.3		$0.15V_{DD}$	V
Schmitt-triggered input threshold voltage	$HV_T^+$	Note 1, rising edge			3.0		V
	$HV_T^-$	Note 1, falling edge			2.0		V
Schmitt-triggered input hysteresis width	$HV_T^+ - HV_T^-$	Note 1		0.5			V
Output voltage, high	$V_{OH}$	$I_{OH} = -2.5$ mA		$0.7HV_{DD}$			V
		$I_{OH} = -100$ $\mu$ A		$HV_{DD} - 0.4$			V
Output voltage, low	$V_{OL}$	$I_{OL} = 2.5$ mA				0.45	V
Input leakage current, high	$I_{LIH}$	$V_I = HV_{DD}$ , except Note 2				10	$\mu$ A
Input leakage current, low	$I_{LIL}$	$V_I = 0$ V, except Note 2				-10	$\mu$ A
Output leakage current, high	$I_{LOH}$	$V_O = HV_{DD}$				10	$\mu$ A
Output leakage current, low	$I_{LOL}$	$V_O = 0$ V				-10	$\mu$ A

- Notes**
1. P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3, P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/TC0 to P107/INTP123/TC3, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/SCK3, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, MODE0 to MODE2, RESET
  2. When using the P70/AN10 to P77/ANI7 pins as analog inputs.

**Remark** TYP. values are reference values for when  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = CV_{DD} = 3.3$  V,  $HV_{DD} = 5.0$  V.

DC Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = CV_{DD} = 3.0$  to  $3.6$  V,  $HV_{DD} = 5.0$  V  $\pm 10\%$ ,  $V_{SS} = 0$  V) (2/2)

Parameter		Symbol	Conditions		MIN.	TYP.	MAX.	Unit
★ Supply current	During normal	$I_{DD1}$	$V_{DD} + CV_{DD}$			$2.0 \times f_x$	$4.5 \times f_x$	mA
			$HV_{DD}$			$1.8 \times f_x$	$3.0 \times f_x$	mA
	During HALT	$I_{DD2}$	$V_{DD} + CV_{DD}$			$1.4 \times f_x$	$3.0 \times f_x$	mA
			$HV_{DD}$			$0.8 \times f_x$	$1.5 \times f_x$	mA
	During IDLE	$I_{DD3}$	$V_{DD} + CV_{DD}$			3.0	10	mA
			$HV_{DD}$			0.5	1.0	mA
★	During STOP	$I_{DD4}$	$V_{DD} + CV_{DD}$	$-40^\circ\text{C} \leq T_A \leq +40^\circ\text{C}$		20	50	$\mu\text{A}$
			$+40^\circ\text{C} < T_A \leq +85^\circ\text{C}$				600	$\mu\text{A}$
			$HV_{DD}$			10	20	$\mu\text{A}$

**Remarks** 1. TYP. values are reference values for when  $T_A = 25^\circ\text{C}$ ,  $V_{DD} = CV_{DD} = 3.3$  V,  $HV_{DD} = 5.0$  V.

2. Direct mode:  $f_x = 2$  to  $33$  MHz

PLL mode:  $f_x = 20$  to  $33$  MHz


3. The  $f_x$  unit is MHz.

Data Retention Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ )

Parameter	Symbol	Conditions		MIN.	TYP.	MAX.	Unit
Data retention voltage	$V_{DDDR}$	STOP mode, $V_{DD} = V_{DDDR}$		1.5		3.6	V
	$HV_{DDDR}$	STOP mode, $HV_{DD} = HV_{DDDR}$		$V_{DDDR}$		5.5	V
★ Data retention current	$I_{DDDR}$	$V_{DD} = V_{DDDR}$	$-40^\circ\text{C} \leq T_A \leq +40^\circ\text{C}$		20	50	$\mu\text{A}$
			$+40^\circ\text{C} < T_A \leq +85^\circ\text{C}$			600	$\mu\text{A}$
Supply voltage rise time	$t_{RVD}$			200			$\mu\text{s}$
Supply voltage fall time	$t_{FVD}$			200			$\mu\text{s}$
Supply voltage hold time (from STOP mode setting)	$t_{HVD}$			0			ms
STOP release signal input time	$t_{DREL}$			0			ns
Data retention high-level input voltage	$V_{IHDR}$	<b>Note</b>		0.8 $HV_{DDDR}$		$HV_{DDDR}$	V
Data retention low-level input voltage	$V_{ILDR}$	<b>Note</b>		0		0.2 $HV_{DDDR}$	V

**Note** P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3, P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/TC0 to P107/INTP123/TC3, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/SCK3, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, MODE0 to MODE2, RESET


**Remark** TYP. values are reference values for when  $T_A = 25^\circ\text{C}$ .




**AC Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = CV_{DD} = 3.0$  to  $3.6$  V,  $HV_{DD} = 5.0$  V  $\pm 10\%$ ,  $V_{SS} = 0$  V, Output Pin Load Capacitance:  $C_L = 50$  pF)**

#### AC Test Input Measurement Points


- (a) P04/INTP100/DMARQ0 to P07/INTP103/DMARQ3, P14/INTP110/DMAAK0 to P17/INTP113/DMAAK3, P34/INTP130, P35/INTP131/SO2, P36/INTP132/SI2, P37/INTP133/SCK2, P104/INTP120/TC0 to P107/INTP123/TC3, P114/INTP140, P115/INTP141/SO3, P116/INTP142/SI3, P117/INTP143/SCK3, P124/INTP150 to P126/INTP152, P127/INTP153/ADTRG, P02/TCLR10, P12/TCLR11, P32/TCLR13, P102/TCLR12, P112/TCLR14, P122/TCLR15, P03/TI10, P13/TI11, P33/TI13, P103/TI12, P113/TI14, P123/TI15, P20/NMI, P23/RXD0/SI0, P24/SCK0, P26/RXD1/SI1, P27/SCK1, MODE0 to MODE2, RESET




- (b) Other than (a)



#### AC Test Output Measurement Points




#### Load Conditions



## (1) Clock timing


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
X1 input cycle	<1>	tcyx	In direct mode	15	250	ns
			In PLL mode	150	250	ns
X1 input high-level width	<2>	twxh	In direct mode	5		ns
			In PLL mode	50		ns
X1 input low-level width	<3>	twxl	In direct mode	5		ns
			In PLL mode	50		ns
X1 input rise time	<4>	txr	In direct mode		4	ns
			In PLL mode		10	ns
X1 input fall time	<5>	txf	In direct mode		4	ns
			In PLL mode		10	ns
CLKOUT output cycle	<6>	tcyk		30	100	ns
CLKOUT high-level width	<7>	twkh		0.5T - 7		ns
CLKOUT low-level width	<8>	twkl		0.5T - 4		ns
CLKOUT rise time	<9>	tkr			5	ns
CLKOUT fall time	<10>	tkf			5	ns

Remark T = tcyk



## (2) Output waveform (other than X1, CLKOUT)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Output rise time	<12>	$t_{OR}$			10	ns
Output fall time	<13>	$t_{OF}$			10	ns



## (3) Reset timing

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
RESET pin high-level width	<14>	$t_{WRSH}$		500		ns
RESET pin low-level width	<15>	$t_{WRSL}$	At power ON, STOP mode release	500 + Tos		ns
			Except at power ON, STOP mode release	500		ns

**Remark** Tos: Oscillation stabilization time



## (4) SRAM, external ROM, external I/O access timing


## (a) Access timing (SRAM, external ROM, external I/O) (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Address, $\overline{CS_n}$ output delay time (from CLKOUT $\downarrow$ )	<16>	$t_{DKA}$	2	10	ns
Address, $\overline{CS_n}$ output hold time (from CLKOUT $\downarrow$ )	<17>	$t_{HK_A}$	2	10	ns
RD, $\overline{IORD}\downarrow$ delay time (from CLKOUT $\uparrow$ )	<18>	$t_{DKRDL}$	2	14	ns
RD, $\overline{IORD}\uparrow$ delay time (from CLKOUT $\uparrow$ )	<19>	$t_{HKRDH}$	2	14	ns
UWR, $\overline{LWR}$ , $\overline{IOWR}\downarrow$ delay time (from CLKOUT $\uparrow$ )	<20>	$t_{DKWRL}$	2	10	ns
UWR, $\overline{LWR}$ , $\overline{IOWR}\uparrow$ delay time (from CLKOUT $\uparrow$ )	<21>	$t_{HKWRH}$	2	10	ns
$\overline{BCYST}\downarrow$ delay time (from CLKOUT $\downarrow$ )	<22>	$t_{DKBSL}$	2	10	ns
$\overline{BCYST}\uparrow$ delay time (from CLKOUT $\downarrow$ )	<23>	$t_{HKBSH}$	2	10	ns
$\overline{WAIT}$ setup time (to CLKOUT $\downarrow$ )	<24>	$t_{SWK}$	15		ns
$\overline{WAIT}$ hold time (from CLKOUT $\downarrow$ )	<25>	$t_{HKW}$	2		ns
Data input setup time (to CLKOUT $\uparrow$ )	<26>	$t_{SKID}$	18		ns
Data input hold time (from CLKOUT $\uparrow$ )	<27>	$t_{HKID}$	2		ns
Data output delay time (from CLKOUT $\downarrow$ )	<28>	$t_{DKOD}$	2	10	ns
Data output hold time (from CLKOUT $\downarrow$ )	<29>	$t_{HKOD}$	2	10	ns

**Remarks** 1. Observe at least one of the data input hold times,  $t_{HKID}$  or  $t_{HRDID}$ .

2. n = 0 to 7

## (a) Access timing (SRAM, external ROM, external I/O) (2/2)



- Remarks**
1. Timing when number of waits specified by registers DWC1 and DWC2 is 0.
  2. Broken lines indicate high impedance.
  3. n = 0 to 7

## (b) Read timing (SRAM, external ROM, external I/O) (1/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Data input setup time (to address)	<30>		t <sub>SAID</sub>			(1.5 + w <sub>D</sub> + w) T - 28
Data input setup time (to RD)	<31>		t <sub>SRDID</sub>			(1 + w <sub>D</sub> + w) T - 32
RD, IORD low-level width	<32>		t <sub>WRDL</sub>	(1 + w <sub>D</sub> + w) T - 10		ns
RD, IORD high-level width	<33>		t <sub>WRDH</sub>	T - 10		ns
Delay time from address, CSn to RD, IORD↓	<34>		t <sub>DARD</sub>	0.5T - 10		ns
Delay time from RD, IORD↑ to address	<35>		t <sub>DRDA</sub>	(0.5 + i) T - 10		ns
Data input hold time (from RD, IORD↑)	<36>		t <sub>HRDID</sub>	0		ns
Delay time from RD, IORD↑ to data output	<37>		t <sub>DRDOD</sub>	(0.5 + i) T - 10		ns
WAIT setup time (to address)	<38>		t <sub>SAW</sub>	<b>Note</b>		T - 25
WAIT setup time (to BCYST↓)	<39>		t <sub>SBSW</sub>	<b>Note</b>		T - 25
WAIT hold time (from BCYST↑)	<40>		t <sub>HBSW</sub>	<b>Note</b>		0

**Note** During the first WAIT sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. w<sub>D</sub>: Number of waits specified by registers DWC1, DWC2
4. i: Number of idle states inserted when a write cycle follows the read cycle.
5. Observe at least one of the data input hold times, t<sub>HKID</sub> or t<sub>HRDID</sub>.
6. n = 0 to 7

## (b) Read timing (SRAM, external ROM, external I/O) (2/2)



## (c) Write timing (SRAM, external ROM, external I/O) (1/2)


Parameter	Symbol		Conditions	MIN.	MAX.	Unit
WAIT setup time (to address)	<38>	$t_{SAW}$	<b>Note</b>		T - 25	ns
WAIT setup time (to $\overline{BCYST}\downarrow$ )	<39>	$t_{SBSW}$	<b>Note</b>		T - 25	ns
WAIT hold time (from $\overline{BCYST}\uparrow$ )	<40>	$t_{HBSW}$	<b>Note</b>	0		ns
Delay time from address, $\overline{CSn}$ to $\overline{UWR}, \overline{LWR}, \overline{IOWR}\downarrow$	<41>	$t_{DAWR}$		0.5T - 10		ns
Address setup time (to $\overline{UWR}, \overline{LWR}, \overline{IOWR}\uparrow$ )	<42>	$t_{SAWR}$		$(1.5 + w_D + w) T - 10$		ns
Delay time from $\overline{UWR}, \overline{LWR}, \overline{IOWR}\uparrow$ to address	<43>	$t_{DWRA}$		0.5T - 10		ns
$\overline{UWR}, \overline{LWR}, \overline{IOWR}$ high-level width	<44>	$t_{WWRH}$		T - 10		ns
$\overline{UWR}, \overline{LWR}, \overline{IOWR}$ low-level width	<45>	$t_{WWRL}$		$(1 + w_D + w) T - 10$		ns
Data output setup time (to $\overline{UWR}, \overline{LWR}, \overline{IOWR}\uparrow$ )	<46>	$t_{SODWR}$		$(1.5 + w_D + w) T - 10$		ns
Data output hold time (from $\overline{UWR}, \overline{LWR}, \overline{IOWR}\uparrow$ )	<47>	$t_{HWROD}$		0.5T - 10		ns

**Note** During the first  $\overline{WAIT}$  sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks** 1.  $T = t_{CYK}$

- 2.  $w$ : Number of waits due to  $\overline{WAIT}$
- 3.  $w_D$ : Number of waits specified by registers DWC1 and DWC2
- 4.  $n = 0$  to 7

## (c) Write timing (SRAM, external ROM, external I/O) (2/2)



## (d) DMA flyby transfer timing (SRAM → external I/O transfer) (1/2)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT $\downarrow$ )	<24>	t <sub>SWK</sub>	15		ns
WAIT hold time (from CLKOUT $\downarrow$ )	<25>	t <sub>HWK</sub>	2		ns
RD low-level width	<32>	t <sub>WRDL</sub>	(1 + w <sub>D</sub> + w <sub>F</sub> + w) T – 10		ns
RD high-level width	<33>	t <sub>WRDH</sub>	T – 10		ns
Delay time from address, CS <sub>n</sub> to RD $\downarrow$	<34>	t <sub>DARD</sub>	0.5T – 10		ns
Delay time from RD $\uparrow$ to address	<35>	t <sub>DRDA</sub>	(0.5 + i) T – 10		ns
Delay time from RD $\uparrow$ to data output	<37>	t <sub>DRDOD</sub>	(0.5 + i) T – 10		ns
WAIT setup time (to address)	<38>	t <sub>SAW</sub>	<b>Note</b>	T – 25	ns
WAIT setup time (to BCYST $\downarrow$ )	<39>	t <sub>SBSW</sub>	<b>Note</b>	T – 25	ns
WAIT hold time (from BCYST $\uparrow$ )	<40>	t <sub>HBSW</sub>	<b>Note</b>	0	ns
Delay time from address to IOWR $\downarrow$	<41>	t <sub>DAWR</sub>	0.5T – 10		ns
Address setup time (to IOWR $\uparrow$ )	<42>	t <sub>SAWR</sub>	(1.5 + w <sub>D</sub> + w) T – 10		ns
Delay time from IOWR $\uparrow$ to address	<43>	t <sub>DWRA</sub>	0.5T – 10		ns
IOWR high-level width	<44>	t <sub>WWRH</sub>	T – 10		ns
IOWR low-level width	<45>	t <sub>WWRL</sub>	(1 + w <sub>D</sub> + w) T – 10		ns
Delay time from IOWR $\uparrow$ to RD $\uparrow$	<48>	t <sub>DWRRD</sub>	w <sub>F</sub> = 0 w <sub>F</sub> = 1	0 T – 10	ns ns
Delay time from DMAAKm $\downarrow$ to IOWR $\downarrow$	<49>	t <sub>DDAWR</sub>	0.5T – 10		ns
Delay time from IOWR $\uparrow$ to DMAAKm $\uparrow$	<50>	t <sub>DWRDA</sub>	(0.5 + w <sub>F</sub> ) T – 10		ns

**Note** During the first WAIT sampling, when number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. w<sub>D</sub>: Number of waits specified by registers DWC1, DWC2
4. w<sub>F</sub>: Number of waits inserted to source-side access during DMA flyby transfer
5. i: Number of idle states inserted when a write cycle follows the read cycle
6. n = 0 to 7, m = 0 to 3

## (d) DMA flyby transfer timing (SRAM → external I/O transfer) (2/2)



## (e) DMA flyby transfer timing (external I/O → SRAM transfer) (1/2)


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT $\downarrow$ )	<24>	t <sub>SWK</sub>	15		ns
WAIT hold time (from CLKOUT $\downarrow$ )	<25>	t <sub>HWK</sub>	2		ns
IORD low-level width	<32>	t <sub>WRDL</sub>	(1 + w <sub>D</sub> + w <sub>F</sub> + w) T - 10		ns
IORD high-level width	<33>	t <sub>WRDH</sub>	T - 10		ns
Delay time from address, CSn to IORD $\downarrow$	<34>	t <sub>DARD</sub>	0.5T - 10		ns
Delay time from IORD $\uparrow$ to address	<35>	t <sub>DRDA</sub>	(0.5 + i) T - 10		ns
Delay time from IORD $\uparrow$ to data output	<37>	t <sub>DRDOD</sub>	(0.5 + i) T - 10		ns
WAIT setup time (to address)	<38>	t <sub>SAW</sub>	Note	T - 25	ns
WAIT setup time (to BCYST $\downarrow$ )	<39>	t <sub>SBSSW</sub>	Note	T - 25	ns
WAIT hold time (from BCYST $\uparrow$ )	<40>	t <sub>HBSW</sub>	Note	0	ns
Delay time from address to UWR, LWR $\downarrow$	<41>	t <sub>DAWR</sub>	0.5T - 10		ns
Address setup time (to UWR, LWR $\uparrow$ )	<42>	t <sub>SAWR</sub>	(1.5 + w <sub>D</sub> + w) T - 10		ns
Delay time from UWR, LWR $\uparrow$ to address	<43>	t <sub>DWRA</sub>	0.5T - 10		ns
UWR, LWR high-level width	<44>	t <sub>WWRH</sub>	T - 10		ns
UWR, LWR low-level width	<45>	t <sub>WWRL</sub>	(1 + w <sub>D</sub> + w) T - 10		ns
Delay time from UWR, LWR $\uparrow$ to IORD $\uparrow$	<48>	t <sub>DWRRD</sub>	w <sub>F</sub> = 0 w <sub>F</sub> = 1	0 T - 10	ns
Delay time from DMAAKm $\downarrow$ to IORD $\downarrow$	<51>	t <sub>DDARD</sub>		0.5T - 10	ns
Delay time from IORD $\uparrow$ to DMAAKm $\uparrow$	<52>	t <sub>DRDDA</sub>		0.5T - 10	ns

**Note** During the first WAIT sampling, when the number of waits specified by registers DWC1 and DWC2 is 0.

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. w<sub>D</sub>: Number of waits specified by registers DWC1 and DWC2.
4. w<sub>F</sub>: Number of waits inserted to source-side access during DMA flyby transfer.
5. i: Number of idle states inserted when a write cycle follows the read cycle.
6. n = 0 to 7, m = 0 to 3

## (e) DMA flyby transfer timing (external I/O → SRAM transfer) (2/2)




## (5) Page ROM access timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT $\downarrow$ )	<24>	t <sub>SWK</sub>	15		ns
WAIT hold time (from CLKOUT $\downarrow$ )	<25>	t <sub>HKW</sub>	2		ns
Data input setup time (to CLKOUT $\uparrow$ )	<26>	t <sub>SKID</sub>	18		ns
Data input hold time (from CLKOUT $\uparrow$ )	<27>	t <sub>HKID</sub>	2		ns
Off-page data input setup time (to address)	<30>	t <sub>SAID</sub>		(1.5 + w <sub>D</sub> + w) T - 28	ns
Off-page data input setup time (to RD̄)	<31>	t <sub>SRDID</sub>		(1 + w <sub>D</sub> + w) T - 32	ns
Off-page RD̄ low-level width	<32>	t <sub>WRDL</sub>	(1 + w <sub>D</sub> + w) T - 10		ns
RD̄ high-level width	<33>	t <sub>WRDH</sub>	0.5T - 10		ns
Data input hold time (from RD̄)	<36>	t <sub>HRDID</sub>	0		ns
Delay time from RD̄ $\uparrow$ to data output	<37>	t <sub>DRDOD</sub>	(0.5 + i) T - 10		ns
On-page RD̄ low-level width	<53>	t <sub>WORDL</sub>	(1.5 + w <sub>P</sub> + w) T - 10		ns
On-page data input setup time (to address)	<54>	t <sub>SOAID</sub>		(1.5 + w <sub>P</sub> + w) T - 28	ns
On-page data input setup time (to RD̄)	<55>	t <sub>SORDID</sub>		(1.5 + w <sub>P</sub> + w) T - 32	ns

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. w<sub>D</sub>: Number of waits specified by registers DWC1 and DWC2.
4. w<sub>P</sub>: Number of waits specified by register PRC.
5. i: Number of idle states inserted when a write cycle follows the read cycle.
6. Observe at least one of the data input hold times, t<sub>HKID</sub> or t<sub>HRDID</sub>.

## (5) Page ROM access timing (2/2)



## (6) DRAM access timing

## (a) Read timing (high-speed page DRAM access, normal access: off-page) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT↓)	<24>	t <sub>SWK</sub>	15		ns
WAIT hold time (from CLKOUT↓)	<25>	t <sub>HKW</sub>	2		ns
Data input setup time (to CLKOUT↑)	<26>	t <sub>SKID</sub>	18		ns
Data input hold time (from CLKOUT↑)	<27>	t <sub>HKID</sub>	2		ns
Delay time from OE↑ to data output	<37>	t <sub>DRDOD</sub>	(0.5 + i) T - 10		ns
Row address setup time	<56>	t <sub>ASR</sub>	(0.5 + W <sub>RP</sub> ) T - 10		ns
Row address hold time	<57>	t <sub>RAH</sub>	(0.5 + W <sub>RH</sub> ) T - 10		ns
Column address setup time	<58>	t <sub>ASC</sub>	0.5T - 10		ns
Column address hold time	<59>	t <sub>CAH</sub>	(1.5 + W <sub>DA</sub> + w) T - 10		ns
Read/write cycle time	<60>	t <sub>RC</sub>	(3 + W <sub>RP</sub> + W <sub>RH</sub> + W <sub>DA</sub> + w) T - 10		ns
RAS recharge time	<61>	t <sub>RP</sub>	(0.5 + W <sub>RP</sub> ) T - 10		ns
RAS pulse time	<62>	t <sub>RAS</sub>	(2.5 + W <sub>RH</sub> + W <sub>DA</sub> + w) T - 10		ns
RAS hold time	<63>	t <sub>RSR</sub>	(1.5 + W <sub>DA</sub> + w) T - 10		ns
Column address read time for RAS	<64>	t <sub>RAL</sub>	(2 + W <sub>DA</sub> + w) T - 10		ns
CAS pulse width	<65>	t <sub>CAS</sub>	(1 + W <sub>DA</sub> + w) T - 10		ns
CAS to RAS precharge time	<66>	t <sub>CRP</sub>	(1 + W <sub>RP</sub> ) T - 10		ns
CAS hold time	<67>	t <sub>CSH</sub>	(2 + W <sub>RH</sub> + W <sub>DA</sub> + w) T - 10		ns
WE setup time	<68>	t <sub>RCs</sub>	(2 + W <sub>RP</sub> + W <sub>RH</sub> ) T - 10		ns
WE hold time (from RAS↑)	<69>	t <sub>RRH</sub>	0.5T - 10		ns
WE hold time (from CAS↑)	<70>	t <sub>RCR</sub>	T - 10		ns
CAS precharge time	<71>	t <sub>CPN</sub>	(2 + W <sub>RP</sub> + W <sub>RH</sub> ) T - 10		ns
Output enable access time	<72>	t <sub>OEa</sub>	(2 + W <sub>RP</sub> + W <sub>RH</sub> + W <sub>DA</sub> + w) T - 28		ns
RAS access time	<73>	t <sub>RAc</sub>	(2 + W <sub>RH</sub> + W <sub>DA</sub> + w) T - 28		ns
Access time from column address	<74>	t <sub>AA</sub>	(1.5 + W <sub>DA</sub> + w) T - 28		ns
CAS access time	<75>	t <sub>CAC</sub>	(1 + W <sub>DA</sub> + w) T - 28		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. W<sub>RP</sub>: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W<sub>RH</sub>: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. i: Number of idle states inserted when a write cycle follows the read cycle.


## (a) Read timing (high-speed page DRAM access, normal access: off-page) (2/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RAS column address delay time	<76>	$t_{RAD}$	$(0.5 + w_{RH}) T - 10$		ns
RAS to CAS delay time	<77>	$t_{RCD}$	$(1 + w_{RH}) T - 10$		ns
Output buffer turn off delay time (from $\overline{OE} \uparrow$ )	<78>	$t_{OFFZ}$	0		ns
Output buffer turn off delay time (from $\overline{CAS} \uparrow$ )	<79>	$t_{OFF}$	0		ns

**Remarks** 1.  $T = t_{CYK}$

2. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

## (a) Read timing (high-speed page DRAM access, normal access: off-page) (3/3)



[MEMO]


## (b) Read timing (high-speed DRAM access: on-page) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT $\uparrow$ )	<26>	t <sub>SKID</sub>		18		ns
Data input hold time (from CLKOUT $\uparrow$ )	<27>	t <sub>HKID</sub>		2		ns
Delay time from OE $\uparrow$ to data output	<37>	t <sub>DRDOD</sub>		(0.5 + i) T - 10		ns
Column address setup time	<58>	t <sub>AASC</sub>		(0.5 + WCP) T - 10		ns
Column address hold time	<59>	t <sub>CAH</sub>		(1.5 + WDA) T - 10		ns
RAS hold time	<63>	t <sub>RSH</sub>		(1.5 + WDA) T - 10		ns
Column address read time for RAS	<64>	t <sub>RAL</sub>		(2 + WCP + WDA) T - 10		ns
CAS pulse width	<65>	t <sub>CAS</sub>		(1 + WDA) T - 10		ns
WE setup time (to CAS $\downarrow$ )	<68>	t <sub>RCS</sub>		(1 + WCP) T - 10		ns
WE hold time (from RAS $\uparrow$ )	<69>	t <sub>RRH</sub>		0.5 T - 10		ns
WE hold time (from CAS $\uparrow$ )	<70>	t <sub>RCR</sub>		T - 10		ns
Output enable access time	<72>	t <sub>OE</sub>			(1 + WCP + WDA) T - 28	ns
Access time from column address	<74>	t <sub>AA</sub>			(1.5 + WCP + WDA) T - 28	ns
CAS access time	<75>	t <sub>CAC</sub>			(1 + WDA) T - 28	ns
Output buffer turn-off delay time (from OE $\uparrow$ )	<78>	t <sub>OEZ</sub>		0		ns
Output buffer turn-off delay time (from CAS $\uparrow$ )	<79>	t <sub>OFF</sub>		0		ns
Access time from CAS precharge	<80>	t <sub>ACP</sub>			(2 + WCP + WDA) T - 28	ns
CAS precharge time	<81>	t <sub>CP</sub>		(1 + WCP) T - 10		ns
High-speed page mode cycle time	<82>	t <sub>PC</sub>		(2 + WCP + WDA) T - 10		ns
RAS hold time from CAS precharge	<83>	t <sub>RHCP</sub>		(2.5 + WCP + WDA) T - 10		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. i: Number of idle states inserted when a write cycle follows the read cycle.

## (b) Read timing (high-speed DRAM access: on-page) (2/2)



**Remarks** 1. These timings are for the following cases ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ ):

Number of waits (TCPW) specified by CPC $xx$  bit of register DRCn: 1

Number of waits (TDAW) specified by DAC $xx$  bit of register DRCn: 1

2. Broken lines indicate high impedance.

3.  $n = 0$  to  $7$


## (c) Write timing (high-speed page DRAM access, normal access: off-page) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT $\downarrow$ )	<24>	t <sub>SWK</sub>		15		ns
WAIT hold time (from CLKOUT $\downarrow$ )	<25>	t <sub>HWK</sub>		2		ns
Row address setup time	<56>	t <sub>ASR</sub>		(0.5 + WRP) T - 10		ns
Row address hold time	<57>	t <sub>RAH</sub>		(0.5 + WRH) T - 10		ns
Column address setup time	<58>	t <sub>ASC</sub>		0.5T - 10		ns
Column address hold time	<59>	t <sub>CAH</sub>		(1.5 + WDA + w) T - 10		ns
Read/write cycle time	<60>	t <sub>RC</sub>		(3 + WRP + WRH + WDA + w) T - 10		ns
RAS precharge time	<61>	t <sub>RP</sub>		(0.5 + WRP) T - 10		ns
RAS pulse time	<62>	t <sub>TRAS</sub>		(2.5 + WRH + WDA + w) T - 10		ns
RAS hold time	<63>	t <sub>TRSH</sub>		(1.5 + WDA + w) T - 10		ns
Column address read time (from RAS $\uparrow$ )	<64>	t <sub>TRAL</sub>		(2 + WDA + w) T - 10		ns
CAS pulse width	<65>	t <sub>CAS</sub>		(1 + WDA + w) T - 10		ns
CAS to RAS precharge time	<66>	t <sub>CRP</sub>		(1 + WRH) T - 10		ns
CAS hold time	<67>	t <sub>CSH</sub>		(2 + WRH + WDA + w) T - 10		ns
CAS precharge time	<71>	t <sub>CPN</sub>		(2 + WRP + WRH) T - 10		ns
RAS column address delay time	<76>	t <sub>TRAD</sub>		(0.5 + WRH) T - 10		ns
RAS to CAS delay time	<77>	t <sub>TRCD</sub>		(1 + WRH) T - 10		ns
WE setup time (to CAS $\downarrow$ )	<84>	t <sub>WCS</sub>		(1 + WRP + WRH) T - 10		ns
WE hold time (from CAS $\downarrow$ )	<85>	t <sub>WCH</sub>		(1 + WDA + w) T - 10		ns
Data setup time (to CAS $\downarrow$ )	<86>	t <sub>DS</sub>		(1.5 + WRP + WRH) T - 10		ns
Data hold time (from CAS $\downarrow$ )	<87>	t <sub>DH</sub>		(1.5 + WDA + w) T - 10		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

## (c) Write timing (high-speed page DRAM access, normal access: off-page) (2/2)




## (d) Write timing (high-speed page DRAM access: on-page) (1/2)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
Column address setup time	<58>	$t_{ASC}$		$(0.5 + WCP) T - 10$		ns
Column address hold time	<59>	$t_{CAH}$		$(1.5 + WDA) T - 10$		ns
RAS hold time	<63>	$t_{RSH}$		$(1.5 + WDA) T - 10$		ns
Column address read time (from RAS $\uparrow$ )	<64>	$t_{RAL}$		$(2 + WCP + WDA) T - 10$		ns
CAS pulse width	<65>	$t_{CAS}$		$(1 + WDA) T - 10$		ns
CAS precharge time	<81>	$t_{CP}$		$(1 + WCP) T - 10$		ns
RAS hold time for CAS precharge	<83>	$t_{RHCP}$		$(2.5 + WCP + WDA) T - 10$		ns
WE setup time (to CAS $\downarrow$ )	<84>	$t_{WCS}$	$WCP \geq 1$	$WCP T - 10$		ns
WE hold time (from CAS $\downarrow$ )	<85>	$t_{WCH}$		$(1 + WDA) T - 10$		ns
Data setup time (to CAS $\downarrow$ )	<86>	$t_{DS}$		$(0.5 + WCP) T - 10$		ns
Data hold time (from CAS $\downarrow$ )	<87>	$t_{DH}$		$(1.5 + WDA) T - 10$		ns
WE read time (from RAS $\uparrow$ )	<88>	$t_{RWL}$	$WCP = 0$	$(1.5 + WDA) T - 10$		ns
WE read time (from CAS $\uparrow$ )	<89>	$t_{CWL}$	$WCP = 0$	$(1 + WDA) T - 10$		ns
Data setup time (to WE $\downarrow$ )	<90>	$t_{DSWE}$	$WCP = 0$	$0.5T - 10$		ns
Data hold time (from WE $\downarrow$ )	<91>	$t_{DHWE}$	$WCP = 0$	$(1.5 + WDA) T - 10$		ns
WE pulse width	<92>	$t_{WP}$	$WCP = 0$	$(1 + WDA) T - 10$		ns

**Remarks** 1.  $T = t_{CYK}$

2.  $WCP$ : Number of waits specified by CPCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
3.  $WDA$ : Number of waits specified by DACxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)

## (d) Write timing (high-speed page DRAM access: on-page) (2/2)



## (e) Read timing (EDO DRAM) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Data input setup time (to CLKOUT↑)	<26>	t <sub>SKID</sub>	18		ns
Data input hold time (from CLKOUT↑)	<27>	t <sub>HKID</sub>	2		ns
Delay time from OE↑ to data output	<37>	t <sub>DRDOD</sub>	(0.5 + i) T - 10		ns
Row address setup time	<56>	t <sub>ASR</sub>	(0.5 + W <sub>RP</sub> ) T - 10		ns
Row address hold time	<57>	t <sub>RAH</sub>	(0.5 + W <sub>RH</sub> ) T - 10		ns
Column address setup time	<58>	t <sub>A<sub>S</sub>C</sub>	0.5T - 10		ns
Column address hold time	<59>	t <sub>CAH</sub>	(0.5 + W <sub>DA</sub> ) T - 10		ns
RAS precharge time	<61>	t <sub>R<sub>P</sub></sub>	(0.5 + W <sub>RP</sub> ) T - 10		ns
Column address read time (to RAS↑)	<64>	t <sub>R<sub>A</sub>L</sub>	(2 + W <sub>CP</sub> + W <sub>DA</sub> ) T - 10		ns
CAS to RAS precharge time	<66>	t <sub>C<sub>R</sub>P</sub>	(1 + W <sub>RP</sub> ) T - 10		ns
CAS hold time	<67>	t <sub>C<sub>S</sub>H</sub>	(1.5 + W <sub>RH</sub> + W <sub>DA</sub> ) T - 10		ns
WE setup time (to CAS↓)	<68>	t <sub>R<sub>C</sub>S</sub>	(2 + W <sub>RP</sub> + W <sub>RH</sub> ) T - 10		ns
WE hold time (from RAS↑)	<69>	t <sub>R<sub>R</sub>H</sub>	0.5T - 10		ns
WE hold time (from CAS↑)	<70>	t <sub>R<sub>C</sub>H</sub>	1.5T - 10		ns
RAS access time	<73>	t <sub>R<sub>A</sub>C</sub>	(2 + W <sub>RH</sub> + W <sub>DA</sub> ) T - 28		ns
Access time from column address	<74>	t <sub>A<sub>A</sub></sub>	(1.5 + W <sub>DA</sub> ) T - 28		ns
CAS access time	<75>	t <sub>C<sub>A</sub>C</sub>	(1 + W <sub>DA</sub> ) T - 28		ns
Delay time from RAS to column address	<76>	t <sub>R<sub>A</sub>D</sub>	(0.5 + W <sub>RH</sub> ) T - 10		ns
RAS to CAS delay time	<77>	t <sub>R<sub>C</sub>D</sub>	(1 + W <sub>RH</sub> ) T - 10		ns
Output buffer turn-off delay time (from OE)	<78>	t <sub>O<sub>E</sub>Z</sub>	0		ns
Access time from CAS precharge	<80>	t <sub>A<sub>C</sub>P</sub>	(1.5 + W <sub>CP</sub> + W <sub>DA</sub> ) T - 28		ns
CAS precharge time	<81>	t <sub>C<sub>P</sub></sub>	(0.5 + W <sub>CP</sub> ) T - 10		ns
RAS hold time for CAS precharge	<83>	t <sub>R<sub>H</sub>C<sub>P</sub></sub>	(2 + W <sub>CP</sub> + W <sub>DA</sub> ) T - 10		ns
Read cycle time	<93>	t <sub>H<sub>P</sub>C</sub>	(1 + W <sub>DA</sub> + W <sub>CP</sub> ) T - 10		ns
RAS pulse width	<94>	t <sub>R<sub>A</sub>S<sub>P</sub></sub>	(2.5 + W <sub>RH</sub> + W <sub>DA</sub> ) T - 10		ns
CAS pulse width	<95>	t <sub>H<sub>C</sub>A<sub>S</sub></sub>	(0.5 + W <sub>DA</sub> ) T - 10		ns
Hold time from OE to CAS	Off-page	<96>	t <sub>O<sub>E</sub>C<sub>H</sub>1</sub>	(2 + W <sub>RH</sub> + W <sub>DA</sub> ) T - 10	ns
	On-page	<97>	t <sub>O<sub>E</sub>C<sub>H</sub>2</sub>	(0.5 + W <sub>DA</sub> ) T - 10	ns
Data input hold time (from CAS↓)	<98>	t <sub>D<sub>H</sub>C</sub>	0		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. W<sub>RP</sub>: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. W<sub>RH</sub>: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. W<sub>DA</sub>: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. W<sub>CP</sub>: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. i: Number of idle states inserted when a write cycle follows the read cycle.


## (e) Read timing (EDO DRAM) (2/3)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
Output enable access time	Off-page	<99>	t <sub>OEAI</sub>			(2 + WRP + WRH + WDA) T - 28	ns
	On-page	<100>	t <sub>OEAI</sub>			(1 + WCP + WDA) T - 28	ns

**Remarks** 1. T = t<sub>CYK</sub>

2. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
3. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)

## (e) Read timing (EDO DRAM) (3/3)



[MEMO]


## (f) Write timing (EDO DRAM) (1/2)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
Row address setup time	<56>	$t_{ASR}$			$(0.5 + W_{RP}) T - 10$		ns
Row address hold time	<57>	$t_{RAH}$			$(0.5 + W_{RH}) T - 10$		ns
Column address setup time	<58>	$t_{ASC}$			$0.5T - 10$		ns
Column address hold time	<59>	$t_{CAH}$			$(0.5 + W_{DA}) T - 10$		ns
RAS precharge time	<61>	$t_{RP}$			$(0.5 + W_{RP}) T - 10$		ns
RAS hold time	<63>	$t_{RSH}$			$(1.5 + W_{DA}) T - 10$		ns
Column address read time (to RAS $\uparrow$ )	<64>	$t_{RAL}$			$(2 + W_{CP} + W_{DA}) T - 10$		ns
CAS to RAS precharge time	<66>	$t_{CRP}$			$(1 + W_{RP}) T - 10$		ns
CAS hold time	<67>	$t_{CSH}$			$(1.5 + W_{RH} + W_{DA}) T - 10$		ns
Delay time from RAS to column address	<76>	$t_{RAD}$			$(0.5 + W_{RH}) T - 10$		ns
RAS to CAS delay time	<77>	$t_{RCR}$			$(1 + W_{RH}) T - 10$		ns
CAS precharge time	<81>	$t_{CP}$			$(0.5 + W_{CP}) T - 10$		ns
RAS hold time for CAS precharge	<83>	$t_{RHCP}$			$(2 + W_{CP} + W_{DA}) T - 10$		ns
WE hold time (from CAS $\downarrow$ )	<85>	$t_{WCH}$			$(1 + W_{DA}) T - 10$		ns
Data hold time (from CAS $\downarrow$ )	<87>	$t_{DH}$			$(0.5 + W_{DA}) T - 10$		ns
WE read time (to RAS $\uparrow$ )	On-page	<88>	$t_{RWL}$	$W_{CP} = 0$	$(1.5 + t_{WDA}) T - 10$		ns
WE read time (to CAS $\uparrow$ )	On-page	<89>	$t_{CWL}$	$W_{CP} = 0$	$(0.5 + W_{DA}) T - 10$		ns
WE pulse width	On-page	<92>	$t_{WP}$	$W_{CP} = 0$	$(1 + W_{DA}) T - 10$		ns
Write cycle time		<93>	$t_{HPC}$		$(1 + W_{DA} + W_{CP}) T - 10$		ns
RAS pulse width		<94>	$t_{RASP}$		$(2.5 + W_{RH} + W_{DA}) T - 10$		ns
CAS pulse width		<95>	$t_{HCAS}$		$(0.5 + W_{DA}) T - 10$		ns
WE setup time (to CAS $\downarrow$ )	Off-page	<101>	$t_{WCS1}$		$(1 + W_{RP} + W_{RH}) T - 10$		ns
	On-page	<102>	$t_{WCS2}$	$W_{CP} \geq 1$	$W_{CP}T - 10$		ns
Data setup time (to CAS $\downarrow$ )	Off-page	<103>	$t_{DS1}$		$(1.5 + W_{RP} + W_{RH}) T - 10$		ns
	On-page	<104>	$t_{DS2}$		$(0.5 + W_{CP}) T - 10$		ns

**Remarks** 1.  $T = t_{CYK}$

2.  $W_{RP}$ : Number of waits specified by RPCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
3.  $W_{RH}$ : Number of waits specified by RHCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
4.  $W_{DA}$ : Number of waits specified by DACxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
5.  $W_{CP}$ : Number of waits specified by CPCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)

## (f) Write timing (EDO DRAM) (2/2)



**Remarks** 1. These timings are for the following cases ( $n = 0$  to  $3$ ,  $xx = 00$  to  $03$ ,  $10$  to  $13$ ):

Number of waits (TRPW) specified by RPC $xx$  bit of register DRC $n$ : 1

Number of waits (TRHW) specified by RHC $xx$  bit of register DRC $n$ : 1

Number of waits (TDAW) specified by DAC $xx$  bit of register DRC $n$ : 1

Number of waits (TCPW) specified by CPC $xx$  bit of register DRC $n$ : 1

2. Broken lines indicate high impedance.

3.  $n = 0$  to 7

## (g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (1/3)

Parameter	Symbol		Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT↓)	<24>		t <sub>SWK</sub>	15		ns
WAIT hold time (from CLKOUT↓)	<25>		t <sub>HKW</sub>	2		ns
Delay time from OE↑ to data output	<37>		t <sub>DRDOD</sub>	(0.5 + i) T – 10		ns
Delay time from address to TOWR↓	<41>		t <sub>DAWR</sub>	(0.5 + WRP) T – 10		ns
Address setup time (to IOWR↑)	<42>		t <sub>SAWR</sub>	(2 + WRP + WRH + WDA + w) T – 10		ns
Delay time from IOWR↑ to address	<43>		t <sub>DWRA</sub>	0.5T – 10		ns
Delay time from IOWR↑ to RD↑	<48>		t <sub>DWRRD</sub>	WF = 0	0	ns
				WF = 1	T – 10	ns
IOWR low-level width	<50>		t <sub>WWRL</sub>	(2 + WRH + WDA + w) T – 10		ns
Row address setup time	<56>		t <sub>ASR</sub>	(0.5 + WRP) T – 10		ns
Row address hold time	<57>		t <sub>RAH</sub>	(0.5 + WRH) T – 10		ns
Column address setup time	<58>		t <sub>ASC</sub>	0.5T – 10		ns
Column address hold time	<59>		t <sub>CAH</sub>	(1.5 + WDA + WF + w) T – 10		ns
Read/write cycle time	<60>		t <sub>RC</sub>	(3 + WRP + WRH + WDA + WF + w) T – 10		ns
RAS precharge time	<61>		t <sub>RP</sub>	(0.5 + WRP) T – 10		ns
RAS hold time	<63>		t <sub>RSR</sub>	(1.5 + WDA + WF + w) T – 10		ns
Column address read time for RAS	<64>		t <sub>RAL</sub>	(2 + WCP + WDA + WF + w) T – 10		ns
CAS pulse width	<65>		t <sub>CAS</sub>	(1 + WDA + WF + w) T – 10		ns
CAS to RAS precharge time	<66>		t <sub>CRP</sub>	(1 + WRP) T – 10		ns
CAS hold time	<67>		t <sub>CSC</sub>	(2 + WRH + WDA + WF + w) T – 10		ns
WE setup time (to CAS↓)	<68>		t <sub>RCs</sub>	(2 + WRP + WRH) T – 10		ns
WE hold time (from RAS↑)	<69>		t <sub>RRH</sub>	0.5T – 10		ns
WE hold time (from CAS↑)	<70>		t <sub>RCH</sub>	1.5T – 10		ns
CAS precharge time	<71>		t <sub>CSP</sub>	(2 + WRP + WRH) T – 10		ns
Delay time from RAS to column address	<76>		t <sub>RAD</sub>	(0.5 + WRH) T – 10		ns
RAS to CAS delay time	<77>		t <sub>RCD</sub>	(1 + WRH) T – 10		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
7. WF: Number of waits inserted to source-side access during DMA flyby transfer.
8. i: Number of idle states inserted when a write cycle follows the read cycle.


## (g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (2/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
Output buffer turn-off delay time (from $\overline{OE} \uparrow$ )	<78>	$t_{OEZ}$	0		ns
Output buffer turn-off delay time (from $\overline{CAS} \uparrow$ )	<79>	$t_{OFF}$	0		ns
$\overline{CAS}$ precharge time	<81>	$t_{CP}$	$(0.5 + W_{CP}) T - 10$		ns
High-speed mode cycle time	<82>	$t_{PC}$	$(2 + W_{CP} + W_{DA} + W_{F} + w) T - 10$		ns
$\overline{RAS}$ hold time for $\overline{CAS}$ precharge	<83>	$t_{RHCP}$	$(2.5 + W_{CP} + W_{DA} + W_{F} + w) T - 10$		ns
$\overline{RAS}$ pulse width	<94>	$t_{RASP}$	$(2.5 + W_{RH} + W_{DA} + W_{F} + w) T - 10$		ns
Hold time from $\overline{OE}$ to $\overline{CAS}$ (from $\overline{CAS} \uparrow$ )	Off-page	<96>	$t_{OCH1}$ $(2.5 + W_{RP} + W_{RH} + W_{DA} + W_{F} + w) T - 10$		ns
	On-page	<97>	$t_{OCH2}$ $(1.5 + W_{CP} + W_{DA} + W_{F} + w) T - 10$		ns
Delay time from $\overline{DMAAKm} \downarrow$ to $\overline{CAS} \downarrow$	<105>	$t_{DDACS}$	$(1.5 + W_{RH}) T - 10$		ns
Delay time from $\overline{IOWR} \downarrow$ to $\overline{CAS} \downarrow$	<106>	$t_{DRDCS}$	$(1 + W_{RH}) T - 10$		ns

**Remarks** 1.  $T = t_{CYK}$

2. w: Number of waits due to  $\overline{WAIT}$
3.  $W_{CP}$ : Number of waits specified by CPCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
4.  $W_{DA}$ : Number of waits specified by DACxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
5.  $W_{RH}$ : Number of waits specified by RHCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
6.  $W_{RP}$ : Number of waits specified by RPCxx bit of register DRCn ( $n = 0$  to 3,  $xx = 00$  to 03, 10 to 13)
7.  $W_F$ : Number of waits inserted to source-side access during DMA flyby transfer.
8.  $m = 0$  to 3

## (g) DMA flyby transfer timing (DRAM (EDO, high-speed page) → external I/O transfer) (3/3)



**Remarks** 1. These timings are for the following cases (n = 0 to 3, xx = 00 to 03, 10 to 13):

Number of waits (TRPW) specified by RPCxx bit of register DRCn: 1

Number of waits (TRHW) specified by RHCxx bit of register DRCn: 1

Number of waits (TDAW) specified by DACxx bit of register DRCn: 1

Number of waits (TCPW) specified by CPCxx bit of register DRCn: 1

Number of waits inserted to source-side access during DMA flyby transfer: 0

2. Broken lines indicate high impedance.

3. n = 0 to 7, m = 0 to 3

## (h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (1/3)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
WAIT setup time (to CLKOUT↓)	<24>	t <sub>SWK</sub>	15		ns
WAIT hold time (from CLKOUT↓)	<25>	t <sub>HKW</sub>	2		ns
IORD low-level width	<32>	t <sub>WRDL</sub>	(2 + WRH + WDA + WF + w) T - 10		ns
IORD high-level width	<33>	t <sub>WRDH</sub>	T - 10		ns
Delay time from address to IORD↑	<34>	t <sub>DARD</sub>	0.5T - 10		ns
Delay time from IORD↑ to address	<35>	t <sub>DRDA</sub>	(0.5 + i) T - 10		ns
Row address setup time	<56>	t <sub>ASR</sub>	(0.5 + WRP) T - 10		ns
Row address hold time	<57>	t <sub>RAH</sub>	(0.5 + WRH) T - 10		ns
Column address setup time	<58>	t <sub>AASC</sub>	0.5T - 10		ns
Column address hold time	<59>	t <sub>CAH</sub>	(1.5 + WDA + WF) T - 10		ns
Read/write cycle time	<60>	t <sub>RC</sub>	(3 + WRP + WRH + WDA + WF + w) T - 10		ns
RAS precharge time	<61>	t <sub>RP</sub>	(0.5 + WRP) T - 10		ns
RAS hold time	<63>	t <sub>RSRH</sub>	(1.5 + WDA + WF) T - 10		ns
Column address read time for RAS	<64>	t <sub>RAL</sub>	(2 + WCP + WDA + WF + w) T - 10		ns
CAS pulse width	<65>	t <sub>CAS</sub>	(1 + WDA + WF) T - 10		ns
CAS to RAS precharge time	<66>	t <sub>CRP</sub>	(1 + WRP) T - 10		ns
CAS hold time	<67>	t <sub>CASH</sub>	(2 + WRH + WDA + WF + w) T - 10		ns
CAS precharge time	<71>	t <sub>CPN</sub>	(2 + WRP + WRH + w) T - 10		ns
Delay time from RAS to column address	<76>	t <sub>RAD</sub>	(0.5 + WRH) T - 10		ns
RAS to CAS delay time	<77>	t <sub>RCD</sub>	(1 + WRH + w) T - 10		ns
CAS precharge time	<81>	t <sub>CP</sub>	(0.5 + WCP + w) T - 10		ns
High-speed page mode cycle time	<82>	t <sub>PC</sub>	(2 + WCP + WDA + WF + w) T - 10		ns
RAS hold time for CAS precharge	<83>	t <sub>RHCP</sub>	(2.5 + WCP + WDA + w) T - 10		ns
WE hold time (from CAS↓)	<85>	t <sub>WCH</sub>	(1 + WDA) T - 10		ns
WE read time (to RAS↑)	<88>	t <sub>RWL</sub>	WCP = 0 (1.5 + WDA + w) T - 10		ns
WE read time (to CAS↑)	<89>	t <sub>CWL</sub>	WCP = 0 (1 + WDA + w) T - 10		ns
WE pulse width	<92>	t <sub>WP</sub>	WCP = 0 (1 + WDA + w) T - 10		ns
RAS pulse width	<94>	t <sub>RASP</sub>	(2.5 + WRH + WDA + WF + w) T - 10		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WDA: Number of waits specified by DACxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
7. WF: Number of waits inserted to source-side access during DMA flyby transfer.
8. i: Number of idle states inserted when a write cycle follows the read cycle.


## (h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (2/3)

Parameter		Symbol		Conditions	MIN.	MAX.	Unit
WE setup time (to CAS↓)	Off-page	<101>	twcs1	WCP = 0	$(1 + WRH + WRP + w) T - 10$		ns
	On-page	<102>	twcs2	WCP ≥ 1	$WCP T - 10$		ns
Delay time from DMAAKm↓ to CAS↓		<105>	t <sub>DACCS</sub>		$(1.5 + WRH + w) T - 10$		ns
Delay time from IORD↓ to CAS↓		<106>	t <sub>DRDCS</sub>		$(1 + WRH + w) T - 10$		ns
Delay time from WE↑ to IORD↑		<107>	t <sub>DWERD</sub>	WF = 0	0		ns
				WF = 1	T - 10		ns

**Remarks** 1. T = t<sub>CYK</sub>

2. w: Number of waits due to WAIT
3. WRH: Number of waits specified by RHCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
4. WRP: Number of waits specified by RPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
5. WCP: Number of waits specified by CPCxx bit of register DRCn (n = 0 to 3, xx = 00 to 03, 10 to 13)
6. WF: Number of waits inserted to source-side access during DMA flyby transfer.
7. m = 0 to 3

## (h) DMA flyby transfer timing (external I/O → DRAM (EDO, high-speed page) transfer) (3/3)




## (i) CBR refresh timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
RAS precharge time	<61>	$t_{RP}$	$(1.5 + WRRW) T - 10$		ns
RAS pulse width	<62>	$t_{RAS}$	$(1.5 + WRCW^{Note}) T - 10$		ns
CAS hold time	<108>	$t_{CHR}$	$(1.5 + WRCW^{Note}) T - 10$		ns
REFRQ pulse width	<109>	$t_{WRFL}$	$(3 + WRRW + WRCW^{Note}) T - 10$		ns
RAS precharge CAS hold time	<110>	$t_{RPC}$	$(0.5 + WRRW) T - 10$		ns
REFRQ active delay time (from CLKOUT↓)	<111>	$t_{DKRF}$	2	10	ns
REFRQ inactive delay time (from CLKOUT↓)	<112>	$t_{HKRF}$	2	10	ns
CAS setup time	<113>	$t_{CSR}$	$T - 10$		ns

**Note** WRCW is inserted for at least 1 clock, regardless of the setting of bits RCW0 to RCW2 of register RWC.

**Remarks** 1.  $T = t_{CYK}$

2. WRRW: Number of waits specified by bits RRW0 and RRW1 of register RWC.
3. WRCW: Number of waits specified by bits RCW0 to RCW2 of register RWC.



**Note** This TRCW is always inserted, regardless of the setting of bits RCW0 to RCW2 of register RWC.

**Remarks** 1. These timings are for the following cases:

- Number of waits (TRRW) specified by bits RRW0 and RRW1 of register RWC: 1
- Number of waits (TRCW) specified by bits RCW0 to RCW2 of register RWC: 2


2.  $n = 0 \text{ to } 7$

## (j) CBR self refresh timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
REFRQ active delay time (from CLKOUT↓)	<111>	$t_{DKRF}$		2	10 ns
REFRQ inactive delay time (from CLKOUT↓)	<112>	$t_{HKRF}$		2	10 ns
CAS hold time	<114>	$t_{CHS}$	-5		ns
RAS precharge time	<115>	$t_{RPS}$	$(1 + 2w_{SRW}) T - 10$		ns

**Remarks** 1.  $T = t_{CYK}$


2.  $w_{SRW}$ : Number of waits specified by bits SRW0 to SRW2 of register RWC.



## (7) DMAC timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
DMARQ <sub>n</sub> setup time (to CLKOUT↑)	<116>	t <sub>SDRK</sub>		15	ns
DMARQ <sub>n</sub> hold time (from CLKOUT↑)	<117>	t <sub>HKDR1</sub>		2	ns
	<118>	t <sub>HKDR2</sub>	Until DMAAK <sub>n</sub> ↓		ns
DMAAK <sub>n</sub> output delay time (from CLKOUT↓)	<119>	t <sub>DKDA</sub>		2	ns
DMAAK <sub>n</sub> output hold time (from CLKOUT↓)	<120>	t <sub>HKDA</sub>		2	ns
TC <sub>n</sub> output delay time (from CLKOUT↓)	<121>	t <sub>DKTC</sub>		2	ns
TC <sub>n</sub> output hold time (from CLKOUT↓)	<122>	t <sub>HKTC</sub>		2	ns

**Remark** n = 0 to 3




**[MEMO]**

## (8) Bus hold timing (1/2)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
HLD <sub>RQ</sub> setup time (to CLKOUT↑)	<123>	t <sub>SHRK</sub>	15		ns
HLD <sub>RQ</sub> hold time (from CLKOUT↑)	<124>	t <sub>HKHR</sub>	2		ns
Delay time from CLKOUT↓ to HLD <sub>AK</sub>	<125>	t <sub>DKHA</sub>	2	10	ns
HLD <sub>RQ</sub> high-level width	<126>	t <sub>WQH</sub>	T + 17		ns
HLD <sub>AK</sub> low-level width	<127>	t <sub>WHAL</sub>	T - 8		ns
Delay time from CLKOUT↓ to bus float	<128>	t <sub>DKCF</sub>		10	ns
Delay time from HLD <sub>AK</sub> ↑ to bus output	<129>	t <sub>DHAC</sub>	0		ns
Delay time from HLD <sub>RQ</sub> ↓ to HLD <sub>AK</sub> ↓	<130>	t <sub>DHQHA1</sub>	2.5T		ns
Delay time from HLD <sub>RQ</sub> ↑ to HLD <sub>AK</sub> ↑	<131>	t <sub>DHQHA2</sub>	0.5T	1.5T	ns

**Remark** T = t<sub>CYK</sub>


## (8) Bus hold timing (2/2)



## (9) Interrupt timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
NMI high-level width	<132>	t <sub>WNIH</sub>		500	ns
NMI low-level width	<133>	t <sub>WNIL</sub>		500	ns
INTPn high-level width	<134>	t <sub>WITH</sub>		4T + 10	ns
INTPn low-level width	<135>	t <sub>WITL</sub>		4T + 10	ns

**Remarks** 1. n = 100 to 103, 110 to 113, 120 to 123, 130 to 133, 140 to 143, and 150 to 153  
 2. T = t<sub>CYK</sub>




**Remark** n = 100 to 103, 110 to 113, 120 to 123, 130 to 133, 140 to 143, and 150 to 153

## (10) RPU timing

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
TI1n high-level width	<136>	t <sub>WTIH</sub>		3T + 18	ns
TI1n low-level width	<137>	t <sub>WTIL</sub>		3T + 18	ns
TCLR1n high-level width	<138>	t <sub>WTCH</sub>		3T + 18	ns
TCLR1n low-level width	<139>	t <sub>WTCL</sub>		3T + 18	ns

**Remarks** 1. n = 0 to 5  
 2. T = t<sub>CYK</sub>




**Remark** n = 0 to 5

## (11) UART0, UART1 timing (synchronized with clock, master mode only)

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<140>	t <sub>CYSK0</sub>	Output	250	ns
SCKn high-level width	<141>	t <sub>WSKOH</sub>	Output	0.5t <sub>CYSK0</sub> - 20	ns
SCKn low-level width	<142>	t <sub>WSKOL</sub>	Output	0.5t <sub>CYSK0</sub> - 20	ns
RXDn setup time (to SCKn↑)	<143>	t <sub>SRXSK</sub>		30	ns
RXDn hold time (from SCKn↑)	<144>	t <sub>HSKRX</sub>		0	ns
TXDn output delay time (from SCKn↓)	<145>	t <sub>DSKTX</sub>		20	ns
TXDn output hold time (from SCKn↑)	<146>	t <sub>HSKTX</sub>		0.5t <sub>CYSK0</sub> - 5	ns

**Remark** n = 0, 1



## (12) CSI0 to CSI3 timing

## (a) Master mode


Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<147>	t <sub>CYSK1</sub>	Output	100	ns
SCKn high-level width	<148>	t <sub>WSK1H</sub>	Output	0.5t <sub>CYSK1</sub> – 20	ns
SCKn low-level width	<149>	t <sub>WSK1L</sub>	Output	0.5t <sub>CYSK1</sub> – 20	ns
SIn setup time (to $\overline{\text{SCKn}}\uparrow$ )	<150>	t <sub>SSISK</sub>		30	ns
SIn hold time (from $\overline{\text{SCKn}}\uparrow$ )	<151>	t <sub>HSSKI</sub>		0	ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<152>	t <sub>DSKSO</sub>		20	ns
SOn output hold time (from $\overline{\text{SCKn}}\uparrow$ )	<153>	t <sub>HSSKI</sub>		0.5t <sub>CYSK1</sub> – 5	ns

Remark n = 0 to 3

## (b) Slave mode

Parameter	Symbol	Conditions	MIN.	MAX.	Unit
SCKn cycle	<147>	t <sub>CYSK1</sub>	Input	100	ns
SCKn high-level width	<148>	t <sub>WSK1H</sub>	Input	30	ns
SCKn low-level width	<149>	t <sub>WSK1L</sub>	Input	30	ns
SIn setup time (to $\overline{\text{SCKn}}\uparrow$ )	<150>	t <sub>SSISK</sub>		10	ns
SIn hold time (from $\overline{\text{SCKn}}\uparrow$ )	<151>	t <sub>HSSKI</sub>		10	ns
SOn output delay time (from $\overline{\text{SCKn}}\downarrow$ )	<152>	t <sub>DSKSO</sub>		30	ns
SOn output hold time (from $\overline{\text{SCKn}}\uparrow$ )	<153>	t <sub>HSSKI</sub>		t <sub>WSK1H</sub>	ns

Remark n = 0 to 3



**A/D Converter Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$ ,  $V_{DD} = CV_{DD} = 3.0$  to  $3.6$  V,  $HV_{DD} = 5.0$  V  $\pm 10\%$ ,  $V_{SS} = 0$  V,  $HV_{DD} - 0.5$  V  $\leq AV_{DD} \leq HV_{DD}$ )**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Resolution	—		10			bit
Overall error	—				$\pm 4$	LSB
Quantization error	—				$\pm 1/2$	LSB
Conversion time	$t_{CONV}$		5		10	$\mu\text{s}$
Sampling time	$t_{SAMP}$		Conversion clock <sup>Note</sup> /6			ns
Zero scale error	—				$\pm 4$	LSB
Scale error	—				$\pm 4$	LSB
Linearity error	—				$\pm 3$	LSB
Analog input voltage	$V_{IAN}$		-0.3		$AV_{REF} + 0.3$	V
Analog input resistance	$R_{IAN}$			2		$M\Omega$
$AV_{REF}$ input voltage	$AV_{REF}$	$AV_{REF} = AV_{DD}$	4.5		5.5	V
$AV_{REF}$ input current	$AI_{REF}$				2.0	mA
$AV_{DD}$ current	$AI_{DD}$				6	mA

★ **Note** The conversion clock is the clock value set by the ADM1 register.

## 4.2 Flash Memory Programming Mode

\* Basic Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$  (Other Than When Rewriting),  $HV_{DD} = AV_{DD} = 4.5$  to  $5.5$  V,  $V_{DD} = 3.0$  to  $3.6$  V,  $V_{SS} = AV_{SS} = 0$  V) (1/2)

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Operating frequency	$f_x$		20		33	MHz
$V_{PP}$ supply voltage	$V_{PP1}$	During flash memory programming	7.5	7.8	8.1	V
	$V_{PPL}$	$V_{PP}$ low-level detection	$0.8V_{DD}$		$1.2V_{DD}$	V
	$V_{PPM}$	$V_{PP}$ and $V_{DD}$ level detection	$0.65V_{DD}$	$V_{DD}$	$V_{DD} + 0.3$	V
	$V_{PPH}$	$V_{PP}$ high-voltage level detection	7.5	7.8	8.1	V
$HV_{DD}$ supply current	$I_{DD}$	$V_{PP} = V_{PP1}$			50	mA
$V_{PP}$ supply current	$I_{PP}$	$V_{PP} = 8.1$ V			150	mA
Step erase time	$t_{ER}$	K, P category <sup>Note 1</sup> (Recommendation: Step erase = 5 s)		5		s
		Other than K, P category <sup>Note 1</sup> (Recommendation: Step erase = 0.2 s)		0.2		s
Total erase time	$t_{ERA}$	K, P category <sup>Note 1</sup> When step erase time = 5 s <b>Note 2</b>			60	s
		Other than K, P category <sup>Note 1</sup> When step erase time = 0.2 s <b>Note 2</b>			20	s
Write-back time	$t_{WB}$	<b>Note 3</b>	0.99	1	1.01	ms

- Notes**
1. The category is indicated by the fifth letter from the left of the lot number.
  2. The prewrite time prior to erasure and the erase verify time (write-back time) are not included.
  3. The recommended set value of the write-back time is 1 ms.

**Caution** The I category is applied to engineering samples only. The number of rewrites is not guaranteed for I category products.

**Remark** When PG-FP3 is used, the time parameters required for write/erase are automatically set by downloading parameter files. Do not change the set values unless otherwise specified.

- ★ **Basic Characteristics ( $T_A = -40$  to  $+85^\circ\text{C}$  (Other Than When Rewriting),  $HV_{DD} = AV_{DD} = 4.5$  to  $5.5$  V,  $V_{DD} = 3.0$  to  $3.6$  V,  $V_{SS} = AV_{SS} = 0$  V) (2/2)**

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
Number of write-backs per write-back command	$C_{WB}$	When write-back time = 1 ms <b>Note 1</b>			300	Times/write-back command
Number of erase/write-backs	$C_{ERWB}$				16	Times
Step write time	$t_{WT}$	<b>Note 2</b>	18	20	22	$\mu\text{s}$
Total write time per word	$t_{WTW}$	Setting: Step write time = 20 $\mu\text{s}$ (1 word = 4 bytes) <b>Note 3</b>	20		200	$\mu\text{s}/word$
Number of rewrites	$C_{ERWR}$	K category <sup><b>Note 4</b></sup>	5			Times
		P category <sup><b>Note 4</b></sup>	10			Times
		Other than K, P category <sup><b>Note 4</b></sup> One erase + one write after erase = one rewrite <b>Note 5</b>	20			Times
Temperature during write	$T_{PRG}$	K, P category <sup><b>Note 4</b></sup>	10		40	$^\circ\text{C}$
		Other than K, P category <sup><b>Note 4</b></sup>	10		85	$^\circ\text{C}$

- Notes**
1. When the write-back command is issued, write-back is performed once. Therefore, the retry count must be the maximum value minus the number of commands issued.
  2. The recommended set value of the step write time is 20  $\mu\text{s}$ .
  3. The actual write time per word is the sum of this value plus 100  $\mu\text{s}$ . The internal verify time during and after write is not included.
  4. The category is indicated by the fifth letter from the left of the lot number.
  5. When writing initially to shipped products, "erase to write" and "write only" are both counted as one rewrite.

**Example (P: Write E: Erase)**

Product —→ P → E → P → E → P: Three rewrites


Product → E → P → E → P → E → P: Three rewrites

**Caution** The I category is applied to engineering samples only. The number of rewrites is not guaranteed for I category products.

**Remark** When PG-FP3 is used, the time parameters required for write/erase are automatically set by downloading parameter files. Do not change the set values unless otherwise specified.


## Serial Write Operation Characteristics

Parameter	Symbol	Conditions	MIN.	TYP.	MAX.	Unit
$V_{DD} \uparrow$ to $V_{PP} \uparrow$ set time	<201>	$t_{DRPSR}$		200		ns
$V_{PP} \uparrow$ to $\overline{\text{RESET}} \uparrow$ set time	<202>	$t_{PSRRF}$		1		$\mu\text{s}$
$\overline{\text{RESET}} \uparrow$ to $V_{PP}$ count start time	<203>	$t_{RF0F}$	$V_{PP} = 7.8 \text{ V}$	$5T + 500$		$\mu\text{s}$
Count execution time	<204>	$t_{COUNT}$			10	ms
$V_{PP}$ counter high-level width	<205>	$t_{CH}$		1		$\mu\text{s}$
$V_{PP}$ counter low-level width	<206>	$t_{CL}$		1		$\mu\text{s}$
$V_{PP}$ counter rise time	<207>	$t_R$			3	$\mu\text{s}$
$V_{PP}$ counter fall time	<208>	$t_F$			3	$\mu\text{s}$



## 5. PACKAGE DRAWINGS

### 144-PIN PLASTIC LQFP (FINE PITCH) (20x20)




#### NOTE

Each lead centerline is located within 0.10 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0 $\pm$ 0.2
B	20.0 $\pm$ 0.2
C	20.0 $\pm$ 0.2
D	22.0 $\pm$ 0.2
F	1.25
G	1.25
H	0.22 $^{+0.05}_{-0.04}$
I	0.10
J	0.5 (T.P.)
K	1.0 $\pm$ 0.2
L	0.5 $\pm$ 0.2
M	0.145 $^{+0.055}_{-0.045}$
N	0.10
P	1.4 $\pm$ 0.1
Q	0.125 $\pm$ 0.075
R	3 $^{\circ}$ $^{+7}_{-3}$
S	1.7 MAX.

S144GJ-50-8EU-3

## 144-PIN PLASTIC LQFP (FINE PITCH) (20x20)



## NOTE

Each lead centerline is located within 0.08 mm of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS
A	22.0 $\pm$ 0.2
B	20.0 $\pm$ 0.2
C	20.0 $\pm$ 0.2
D	22.0 $\pm$ 0.2
F	1.25
G	1.25
H	0.22 $\pm$ 0.05
I	0.08
J	0.5 (T.P.)
K	1.0 $\pm$ 0.2
L	0.5 $\pm$ 0.2
M	0.17 $^{+0.03}_{-0.07}$
N	0.08
P	1.4
Q	0.10 $\pm$ 0.05
R	3° $^{+4}_{-3}$
S	1.5 $\pm$ 0.1

S144GJ-50-UEN

## 6. RECOMMENDED SOLDERING CONDITIONS

These products should be soldered and mounted under the following recommended conditions.

For the details of the recommended soldering conditions, refer to the document “**Semiconductor Device Mounting Technology Manual (C10535E)**”.

For soldering methods and conditions other than those recommended below, contact your NEC sales representative.

**Table 6-1. Surface Mounting Type Soldering Conditions**

$\mu$ PD70F3102GJ-33-8EU: 144-pin plastic LQFP (fine pitch) (20 × 20)

$\mu$ PD70F3102GJ-33-UEN: 144-pin plastic LQFP (fine pitch) (20 × 20)

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 235°C, Time: 30 seconds max. (at 210°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	IR35-103-2
VPS	Package peak temperature: 215°C, Time: 25 to 40 seconds max. (at 200°C or higher), Count: Twice or less, Exposure limit: 3 days <sup>Note</sup> (after that, prebake at 125°C for 10 hours)	VP15-103-2
Partial heating	Pin temperature: 300°C max., Time: 3 seconds max. (per pin row)	—

**Note** After opening the dry pack, store it at 25°C or less and 65% RH or less for the allowable storage period.

---

NOTES FOR CMOS DEVICES

---

**① PRECAUTION AGAINST ESD FOR SEMICONDUCTORS**

Note:

Strong electric field, when exposed to a MOS device, can cause destruction of the gate oxide and ultimately degrade the device operation. Steps must be taken to stop generation of static electricity as much as possible, and quickly dissipate it once, when it has occurred. Environmental control must be adequate. When it is dry, humidifier should be used. It is recommended to avoid using insulators that easily build static electricity. Semiconductor devices must be stored and transported in an anti-static container, static shielding bag or conductive material. All test and measurement tools including work bench and floor should be grounded. The operator should be grounded using wrist strap. Semiconductor devices must not be touched with bare hands. Similar precautions need to be taken for PW boards with semiconductor devices on it.

**② HANDLING OF UNUSED INPUT PINS FOR CMOS**

Note:

No connection for CMOS device inputs can be cause of malfunction. If no connection is provided to the input pins, it is possible that an internal input level may be generated due to noise, etc., hence causing malfunction. CMOS devices behave differently than Bipolar or NMOS devices. Input levels of CMOS devices must be fixed high or low by using a pull-up or pull-down circuitry. Each unused pin should be connected to V<sub>DD</sub> or GND with a resistor, if it is considered to have a possibility of being an output pin. All handling related to the unused pins must be judged device by device and related specifications governing the devices.

**③ STATUS BEFORE INITIALIZATION OF MOS DEVICES**

Note:

Power-on does not necessarily define initial status of MOS device. Production process of MOS does not define the initial operation status of the device. Immediately after the power source is turned ON, the devices with reset function have not yet been initialized. Hence, power-on does not guarantee out-pin levels, I/O settings or contents of registers. Device is not initialized until the reset signal is received. Reset operation must be executed immediately after power-on for devices having reset function.

**Related Documents**  $\mu$ PD70F3102A-33 Data Sheet (U13845E)  
 $\mu$ PD703100-33, 703100-40, 703101-33, 703102-33 Data Sheet (U13995E)  
 $\mu$ PD703100A-33, 703100A-40, 703101A-33, 703102A-33 Data Sheet (U14168E)

The related documents in this publication may include preliminary versions. However, preliminary versions are not marked as such.

The V850E/MS1 is a trademark of NEC Corporation.

## Regional Information

Some information contained in this document may vary from country to country. Before using any NEC product in your application, please contact the NEC office in your country to obtain a list of authorized representatives and distributors. They will verify:

- Device availability
- Ordering information
- Product release schedule
- Availability of related technical literature
- Development environment specifications (for example, specifications for third-party tools and components, host computers, power plugs, AC supply voltages, and so forth)
- Network requirements

In addition, trademarks, registered trademarks, export restrictions, and other legal issues may also vary from country to country.

**NEC Electronics Inc. (U.S.)**

Santa Clara, California

Tel: 408-588-6000

800-366-9782

Fax: 408-588-6130

800-729-9288

**NEC Electronics (Germany) GmbH**

Duesseldorf, Germany

Tel: 0211-65 03 02

Fax: 0211-65 03 490

**NEC Electronics (UK) Ltd.**

Milton Keynes, UK

Tel: 01908-691-133

Fax: 01908-670-290

**NEC Electronics Italiana s.r.l.**

Milano, Italy

Tel: 02-66 75 41

Fax: 02-66 75 42 99

**NEC Electronics (Germany) GmbH**

Benelux Office

Eindhoven, The Netherlands

Tel: 040-2445845

Fax: 040-2444580

**NEC Electronics (France) S.A.**

Velizy-Villacoublay, France

Tel: 01-3067-5800

Fax: 01-3067-5899

**NEC Electronics (France) S.A.**

Madrid Office

Madrid, Spain

Tel: 091-504-2787

Fax: 091-504-2860

**NEC Electronics (Germany) GmbH**

Scandinavia Office

Taeby, Sweden

Tel: 08-63 80 820

Fax: 08-63 80 388

**NEC Electronics Hong Kong Ltd.**

Hong Kong

Tel: 2886-9318

Fax: 2886-9022/9044

**NEC Electronics Hong Kong Ltd.**

Seoul Branch

Seoul, Korea

Tel: 02-528-0303

Fax: 02-528-4411

**NEC Electronics Singapore Pte. Ltd.**

Novena Square, Singapore

Tel: 253-8311

Fax: 250-3583

**NEC Electronics Taiwan Ltd.**

Taipei, Taiwan

Tel: 02-2719-2377

Fax: 02-2719-5951

**NEC do Brasil S.A.**

Electron Devices Division

Guarulhos-SP, Brasil

Tel: 11-6462-6810

Fax: 11-6462-6829

- The information in this document is current as of March, 2001. The information is subject to change without notice. For actual design-in, refer to the latest publications of NEC's data sheets or data books, etc., for the most up-to-date specifications of NEC semiconductor products. Not all products and/or types are available in every country. Please check with an NEC sales representative for availability and additional information.
  - No part of this document may be copied or reproduced in any form or by any means without prior written consent of NEC. NEC assumes no responsibility for any errors that may appear in this document.
  - NEC does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from the use of NEC semiconductor products listed in this document or any other liability arising from the use of such products. No license, express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC or others.
  - Descriptions of circuits, software and other related information in this document are provided for illustrative purposes in semiconductor product operation and application examples. The incorporation of these circuits, software and information in the design of customer's equipment shall be done under the full responsibility of customer. NEC assumes no responsibility for any losses incurred by customers or third parties arising from the use of these circuits, software and information.
  - While NEC endeavours to enhance the quality, reliability and safety of NEC semiconductor products, customers agree and acknowledge that the possibility of defects thereof cannot be eliminated entirely. To minimize risks of damage to property or injury (including death) to persons arising from defects in NEC semiconductor products, customers must incorporate sufficient safety measures in their design, such as redundancy, fire-containment, and anti-failure features.
  - NEC semiconductor products are classified into the following three quality grades: "Standard", "Special" and "Specific". The "Specific" quality grade applies only to semiconductor products developed based on a customer-designated "quality assurance program" for a specific application. The recommended applications of a semiconductor product depend on its quality grade, as indicated below. Customers must check the quality grade of each semiconductor product before using it in a particular application.
    - "Standard": Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots
    - "Special": Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)
    - "Specific": Aircraft, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems and medical equipment for life support, etc.
- The quality grade of NEC semiconductor products is "Standard" unless otherwise expressly specified in NEC's data sheets or data books, etc. If customers wish to use NEC semiconductor products in applications not intended by NEC, they must contact an NEC sales representative in advance to determine NEC's willingness to support a given application.
- (Note)
- (1) "NEC" as used in this statement means NEC Corporation and also includes its majority-owned subsidiaries.
- (2) "NEC semiconductor products" means any semiconductor product developed or manufactured by or for NEC (as defined above).